Predicting communication protocol performance on superscalar architectures using instruction dependency

• Published in: Performance evaluation 2006-10, Vol.63 (9), p.939-955
• Main Authors: Huang, Tsai Chi, Wills, Linda M., Melton, Roy W., Alford, Cecil O.
• Format: Article
• Language: English
• Subjects: Analytical performance modeling; Instruction dependency; Network processing
• ISSN: 0166-5316; 1872-745X
• DOI: 10.1016/j.peva.2005.10.004

Increasing diversity in telecommunication workloads leads to greater complexity in communication protocols. This occurs as channel bandwidth rapidly increases. These factors result in larger computational loads for network processors that are increasingly turning to high performance microprocessor designs. This paper presents an analytical method for estimating the performance of instruction level parallel (ILP) processors executing network protocol processing applications. Instruction dependency information extracted while executing an application is used to calculate upper and lower bounds for throughput, measured in instructions per cycle (IPC). Results using UDP/TCP/IP applications show that the simulated IPC values fall between the analytically derived upper and lower bounds, validating the model. The analytical method is much less expensive than cycle-accurate simulation, but reveals similar throughput performance predictions. This allows the architectural design space for network superscalar processors to be explored more rapidly and comprehensively, to reveal the maximum IPC that is possible for a given application workload and the available hardware resources.