Transition Analysis for Power Reduction in SoC

Size and complexity have been major issues for System-on-a-Chip (SoC) testing. Transition analysis plays a significant role in power consideration of SoC testing. Transition is directly propositional to the power. This paper is based on finding transition calculation to achieve minimum power conside...

Full description

Saved in:
Bibliographic Details
Published in:Procedia engineering 2012, Vol.38, p.655-660
Main Authors: Saravanan, S., Silambamuthan, R., Balasubramaniyan, A., Pannerselvam, R., Ganesh, B., Selvakumar, P.
Format: Article
Language:English
Subjects:
don’t care bits
Test power
Transition analysis
X filling techniques
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Size and complexity have been major issues for System-on-a-Chip (SoC) testing. Transition analysis plays a significant role in power consideration of SoC testing. Transition is directly propositional to the power. This paper is based on finding transition calculation to achieve minimum power consideration. Transition study is applied for both specified and unspecified bits. The unspecified bits are specified by using X filling techniques like Zero filling and One filling algorithm. Transition analysis is considered for different partition length. The proposed method is successfully tested on ISCAS89 benchmark circuits which achieve minimum power consideration
ISSN:1877-7058
1877-7058
DOI:10.1016/j.proeng.2012.06.081