Parametric amplifier based dynamic clocked comparator

• Published in: Solid-state electronics 2014-11, Vol.101, p.85-89
• Main Authors: Shrimali, Hitesh, Liberali, Valentino
• Format: Article
• Language: English
• Subjects: Amplifiers; Applied sciences; Circuit properties; Design. Technologies. Operation analysis. Testing; Diodes; Discrete time systems; Electric, optical and optoelectronic circuits; Electronic circuits; Electronic equipment and fabrication. Passive components, printed wiring boards, connectics; Electronics; Exact sciences and technology; Integrated circuits; Latches; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices; Varactors
• ISSN: 0038-1101; 1879-2405
• DOI: 10.1016/j.sse.2014.06.043

•The paper describes the working principle of various DTPAs.•The DTPA has been used as a preamplifier stage of a dynamic latch comparator.•The microchip has been designed and fabricated in a 32nm technology.•The experimental results of the chip evaluate the proposed technique.•The consistent performance for process, voltage and temperature corners. The dynamic clocked comparator using a parametric amplifier is proposed and designed using a concept of the charge transfer amplification (CTA). A low gain (5V/V) reverse discrete-time parametric amplifier (RDTPA) was used as a pre-amplifier stage of the proposed comparator. The level shifter scheme to nullify an input common-mode voltage (VCMI) shows minimal deviation for varying process corners. The complete design including the latch and the RDTPA is designed and fabricated in an STMicroelectronics 32nm CMOS technology with the supply voltage of 1V and a sampling frequency of 50MHz. The fabricated chip results show 7mV of an input offset voltage, 120μW of power consumption and 2.4pJ of energy per comparison.