Loading…
Current-to-transconductance ratio technique for simultaneous extraction of threshold voltage and parasitic resistances in MOSFETs
•Simple technique for simultaneously extracting RD, RS, and VT of MOSFET is presented.•This technique is applicable to any single MOSFET with CLM and structural asymmetry.•The validity of the proposed technique is demonstrated experimentally. In this work, a current-to-transconductance ratio techniq...
Saved in:
Published in: | Solid-state electronics 2021-09, Vol.183, p.108133, Article 108133 |
---|---|
Main Authors: | , , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | •Simple technique for simultaneously extracting RD, RS, and VT of MOSFET is presented.•This technique is applicable to any single MOSFET with CLM and structural asymmetry.•The validity of the proposed technique is demonstrated experimentally.
In this work, a current-to-transconductance ratio technique is proposed for simultaneous extraction of the threshold voltage (VT) and parasitic source (RS) and drain (RD) resistances in short channel metal–oxide–semiconductor field-effect transistors (MOSFETs). The proposed technique allows simultaneous extraction of RS, RD, and VT in any single MOSFET with the channel length modulation (CLM) and the structural asymmetry. The proposed method is experimentally verified through Si MOSFETs with intentional asymmetry by connecting an external resistor (Rext) to the source terminal. We experimentally confirmed that extracted RS, RD, and VT are independent of the drain bias (VDS) and intentional Rext employed for the asymmetry. We also compared the results with previously reported techniques. |
---|---|
ISSN: | 0038-1101 1879-2405 |
DOI: | 10.1016/j.sse.2021.108133 |