Loading…
Negative capacitance field-effect transistor with hetero-dielectric structure for suppression of reverse drain induced barrier lowering
•There is an undesirable phenomenon called Reverse Drain induced Barrier Lowering (RDIBL) in NCFETs, which causes SS degradation and Ion reduction.•A new NCFET device structure with hetero-dielectric (HD-NCFET) is proposed to improve the RDIBL phenomenon.•The HD-NCFET can be a candidate for the futu...
Saved in:
Published in: | Solid-state electronics 2023-05, Vol.203, p.108581, Article 108581 |
---|---|
Main Authors: | , , , , , , |
Format: | Article |
Language: | English |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | •There is an undesirable phenomenon called Reverse Drain induced Barrier Lowering (RDIBL) in NCFETs, which causes SS degradation and Ion reduction.•A new NCFET device structure with hetero-dielectric (HD-NCFET) is proposed to improve the RDIBL phenomenon.•The HD-NCFET can be a candidate for the future generation NCFET as long as hetero-dielectric is finely controlled.
Recently, negative capacitance FETs (NCFET) using ferroelectric materials as a gate oxide have received much attention as one of the candidates for next-generation low power/high-performance devices because they can have sub-60 mV/dec subthreshold swing at room temperature through the channel potential amplification. However, the reverse drain induced barrier lowering phenomenon occurs by the local rising of the drain-side conduction energy band when a high drain voltage is applied to NCFETs, leading to the degradation of on-current and subthreshold swing. In this work, a novel NCFET with hetero-dielectric (HD-NCFET), where the gate dielectric consists of source-side ferroelectric material and drain-side paraelectric silicon dioxide (SiO2), is proposed to prevent the undesirable reverse drain induced barrier lowering phenomenon. Through technology computer-aided design simulations, the effects of operating voltage and SiO2 length on the electrical characteristics of the HD-NCFET are rigorously analyzed to optimize and maximize its device performance. |
---|---|
ISSN: | 0038-1101 1879-2405 |
DOI: | 10.1016/j.sse.2022.108581 |