Loading…

Computation of tight bounds for the worst-case end-to-end delay on Avionics Full-Duplex Switched Ethernet

Avionics Full-Duplex Switched Ethernet (AFDX) is a fault-tolerant real-time communication bus for safety–critical applications in aircraft. AFDX configures communication channels, denoted as virtual links (VLs), ensuring bounded message delays through traffic shaping at both end-systems and switches...

Full description

Saved in:
Bibliographic Details
Published in:Journal of systems architecture 2024-11, Vol.156, p.103278, Article 103278
Main Authors: Ayhan Kilinc, Zeynep, Schmidt, Ece Guran, Schmidt, Klaus Werner
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites cdi_FETCH-LOGICAL-c185t-c0b1d237de74239590d1e4eab6ee2959001ffb88d7641a2d728bf51d605b95c83
container_end_page
container_issue
container_start_page 103278
container_title Journal of systems architecture
container_volume 156
creator Ayhan Kilinc, Zeynep
Schmidt, Ece Guran
Schmidt, Klaus Werner
description Avionics Full-Duplex Switched Ethernet (AFDX) is a fault-tolerant real-time communication bus for safety–critical applications in aircraft. AFDX configures communication channels, denoted as virtual links (VLs), ensuring bounded message delays through traffic shaping at both end-systems and switches. Effective AFDX network design necessitates computing the worst-case end-to-end delay of time-critical VLs to meet specified message deadlines. This paper presents a new method for calculating tight bounds on the worst-case end-to-end delay for each VL in an AFDX network. We introduce the new notion of an extended uninterrupted transmission interval, which is the prerequisite for computing the worst-case queuing delay at switches. Adding up these queuing delays along the path of each VL between end-systems yields a tight upper bound on the worst-case end-to-end delay. The correctness of our results is formally proved, and comprehensive simulation experiments on different example networks confirm the tightness of our bound. These simulations also demonstrate the superior performance of our method compared to existing approaches that offer more pessimistic as well as optimistic results.
doi_str_mv 10.1016/j.sysarc.2024.103278
format article
fullrecord <record><control><sourceid>elsevier_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1016_j_sysarc_2024_103278</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S1383762124002157</els_id><sourcerecordid>S1383762124002157</sourcerecordid><originalsourceid>FETCH-LOGICAL-c185t-c0b1d237de74239590d1e4eab6ee2959001ffb88d7641a2d728bf51d605b95c83</originalsourceid><addsrcrecordid>eNp9kMFOAyEQhjloYq2-gQdegArssru9mDS1VZMmHtQzYWGwNNulAba1by_Nevb0Zyb5_pl8CD0wOmOUVY-7WTxHFfSMU17mVcHr5gpNWNEUpK44u0G3Me4opUIwPkFu6feHIankfI-9xcl9bxNu_dCbiK0POG0Bn3yIiWgVAUNvSPIkBzbQqTPO2OKYYacjXg9dR56HQwc_-OPkkt6CwavcEHpId-jaqi7C_V9O0dd69bl8JZv3l7flYkM0a0S-QltmeFEbqEtezMWcGgYlqLYC4JeRMmvbpjF1VTLFTc2b1gpmKiraudBNMUXl2KuDjzGAlYfg9iqcJaPyokju5KhIXhTJUVHGnkYM8m9HB0FG7aDXYFwAnaTx7v-CX68GdM4</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Computation of tight bounds for the worst-case end-to-end delay on Avionics Full-Duplex Switched Ethernet</title><source>Elsevier</source><creator>Ayhan Kilinc, Zeynep ; Schmidt, Ece Guran ; Schmidt, Klaus Werner</creator><creatorcontrib>Ayhan Kilinc, Zeynep ; Schmidt, Ece Guran ; Schmidt, Klaus Werner</creatorcontrib><description>Avionics Full-Duplex Switched Ethernet (AFDX) is a fault-tolerant real-time communication bus for safety–critical applications in aircraft. AFDX configures communication channels, denoted as virtual links (VLs), ensuring bounded message delays through traffic shaping at both end-systems and switches. Effective AFDX network design necessitates computing the worst-case end-to-end delay of time-critical VLs to meet specified message deadlines. This paper presents a new method for calculating tight bounds on the worst-case end-to-end delay for each VL in an AFDX network. We introduce the new notion of an extended uninterrupted transmission interval, which is the prerequisite for computing the worst-case queuing delay at switches. Adding up these queuing delays along the path of each VL between end-systems yields a tight upper bound on the worst-case end-to-end delay. The correctness of our results is formally proved, and comprehensive simulation experiments on different example networks confirm the tightness of our bound. These simulations also demonstrate the superior performance of our method compared to existing approaches that offer more pessimistic as well as optimistic results.</description><identifier>ISSN: 1383-7621</identifier><identifier>DOI: 10.1016/j.sysarc.2024.103278</identifier><language>eng</language><publisher>Elsevier B.V</publisher><subject>AFDX ; Avionics ; Real-time networks ; Switched Ethernet ; Worst-case delay</subject><ispartof>Journal of systems architecture, 2024-11, Vol.156, p.103278, Article 103278</ispartof><rights>2024 Elsevier B.V.</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c185t-c0b1d237de74239590d1e4eab6ee2959001ffb88d7641a2d728bf51d605b95c83</cites><orcidid>0009-0000-6492-3312 ; 0000-0003-3840-2737 ; 0000-0002-4062-389X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Ayhan Kilinc, Zeynep</creatorcontrib><creatorcontrib>Schmidt, Ece Guran</creatorcontrib><creatorcontrib>Schmidt, Klaus Werner</creatorcontrib><title>Computation of tight bounds for the worst-case end-to-end delay on Avionics Full-Duplex Switched Ethernet</title><title>Journal of systems architecture</title><description>Avionics Full-Duplex Switched Ethernet (AFDX) is a fault-tolerant real-time communication bus for safety–critical applications in aircraft. AFDX configures communication channels, denoted as virtual links (VLs), ensuring bounded message delays through traffic shaping at both end-systems and switches. Effective AFDX network design necessitates computing the worst-case end-to-end delay of time-critical VLs to meet specified message deadlines. This paper presents a new method for calculating tight bounds on the worst-case end-to-end delay for each VL in an AFDX network. We introduce the new notion of an extended uninterrupted transmission interval, which is the prerequisite for computing the worst-case queuing delay at switches. Adding up these queuing delays along the path of each VL between end-systems yields a tight upper bound on the worst-case end-to-end delay. The correctness of our results is formally proved, and comprehensive simulation experiments on different example networks confirm the tightness of our bound. These simulations also demonstrate the superior performance of our method compared to existing approaches that offer more pessimistic as well as optimistic results.</description><subject>AFDX</subject><subject>Avionics</subject><subject>Real-time networks</subject><subject>Switched Ethernet</subject><subject>Worst-case delay</subject><issn>1383-7621</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><recordid>eNp9kMFOAyEQhjloYq2-gQdegArssru9mDS1VZMmHtQzYWGwNNulAba1by_Nevb0Zyb5_pl8CD0wOmOUVY-7WTxHFfSMU17mVcHr5gpNWNEUpK44u0G3Me4opUIwPkFu6feHIankfI-9xcl9bxNu_dCbiK0POG0Bn3yIiWgVAUNvSPIkBzbQqTPO2OKYYacjXg9dR56HQwc_-OPkkt6CwavcEHpId-jaqi7C_V9O0dd69bl8JZv3l7flYkM0a0S-QltmeFEbqEtezMWcGgYlqLYC4JeRMmvbpjF1VTLFTc2b1gpmKiraudBNMUXl2KuDjzGAlYfg9iqcJaPyokju5KhIXhTJUVHGnkYM8m9HB0FG7aDXYFwAnaTx7v-CX68GdM4</recordid><startdate>202411</startdate><enddate>202411</enddate><creator>Ayhan Kilinc, Zeynep</creator><creator>Schmidt, Ece Guran</creator><creator>Schmidt, Klaus Werner</creator><general>Elsevier B.V</general><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0009-0000-6492-3312</orcidid><orcidid>https://orcid.org/0000-0003-3840-2737</orcidid><orcidid>https://orcid.org/0000-0002-4062-389X</orcidid></search><sort><creationdate>202411</creationdate><title>Computation of tight bounds for the worst-case end-to-end delay on Avionics Full-Duplex Switched Ethernet</title><author>Ayhan Kilinc, Zeynep ; Schmidt, Ece Guran ; Schmidt, Klaus Werner</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c185t-c0b1d237de74239590d1e4eab6ee2959001ffb88d7641a2d728bf51d605b95c83</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><topic>AFDX</topic><topic>Avionics</topic><topic>Real-time networks</topic><topic>Switched Ethernet</topic><topic>Worst-case delay</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Ayhan Kilinc, Zeynep</creatorcontrib><creatorcontrib>Schmidt, Ece Guran</creatorcontrib><creatorcontrib>Schmidt, Klaus Werner</creatorcontrib><collection>CrossRef</collection><jtitle>Journal of systems architecture</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Ayhan Kilinc, Zeynep</au><au>Schmidt, Ece Guran</au><au>Schmidt, Klaus Werner</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Computation of tight bounds for the worst-case end-to-end delay on Avionics Full-Duplex Switched Ethernet</atitle><jtitle>Journal of systems architecture</jtitle><date>2024-11</date><risdate>2024</risdate><volume>156</volume><spage>103278</spage><pages>103278-</pages><artnum>103278</artnum><issn>1383-7621</issn><abstract>Avionics Full-Duplex Switched Ethernet (AFDX) is a fault-tolerant real-time communication bus for safety–critical applications in aircraft. AFDX configures communication channels, denoted as virtual links (VLs), ensuring bounded message delays through traffic shaping at both end-systems and switches. Effective AFDX network design necessitates computing the worst-case end-to-end delay of time-critical VLs to meet specified message deadlines. This paper presents a new method for calculating tight bounds on the worst-case end-to-end delay for each VL in an AFDX network. We introduce the new notion of an extended uninterrupted transmission interval, which is the prerequisite for computing the worst-case queuing delay at switches. Adding up these queuing delays along the path of each VL between end-systems yields a tight upper bound on the worst-case end-to-end delay. The correctness of our results is formally proved, and comprehensive simulation experiments on different example networks confirm the tightness of our bound. These simulations also demonstrate the superior performance of our method compared to existing approaches that offer more pessimistic as well as optimistic results.</abstract><pub>Elsevier B.V</pub><doi>10.1016/j.sysarc.2024.103278</doi><orcidid>https://orcid.org/0009-0000-6492-3312</orcidid><orcidid>https://orcid.org/0000-0003-3840-2737</orcidid><orcidid>https://orcid.org/0000-0002-4062-389X</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 1383-7621
ispartof Journal of systems architecture, 2024-11, Vol.156, p.103278, Article 103278
issn 1383-7621
language eng
recordid cdi_crossref_primary_10_1016_j_sysarc_2024_103278
source Elsevier
subjects AFDX
Avionics
Real-time networks
Switched Ethernet
Worst-case delay
title Computation of tight bounds for the worst-case end-to-end delay on Avionics Full-Duplex Switched Ethernet
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T15%3A44%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-elsevier_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Computation%20of%20tight%20bounds%20for%20the%20worst-case%20end-to-end%20delay%20on%20Avionics%20Full-Duplex%20Switched%20Ethernet&rft.jtitle=Journal%20of%20systems%20architecture&rft.au=Ayhan%20Kilinc,%20Zeynep&rft.date=2024-11&rft.volume=156&rft.spage=103278&rft.pages=103278-&rft.artnum=103278&rft.issn=1383-7621&rft_id=info:doi/10.1016/j.sysarc.2024.103278&rft_dat=%3Celsevier_cross%3ES1383762124002157%3C/elsevier_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c185t-c0b1d237de74239590d1e4eab6ee2959001ffb88d7641a2d728bf51d605b95c83%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true