Low-complexity, high-speed multi-size cyclic-shifter for quasi-cyclic LDPC decoder

Quasi-cyclic low-density parity check (QC-LDPC) codes are being widely used in communication standards, and the decoder of QC-LDPC codes requires a unique type of rotator. The unique rotator, called a multi-size cyclic-shifter (MSCS), should be able to rotate data with various sizes, and many struct...

Full description

Saved in:
Bibliographic Details
Published in:Electronics letters 2018-04, Vol.54 (7), p.452-454
Main Authors: Kang, H.-J, Yang, B.-D
Format: Article
Language:English
Subjects:
communication standards
cyclic codes
decoding
high‐speed MSCS structure
high‐speed multisize cyclic‐shifter
parity check codes
QC‐LDPC codes
quasicyclic LDPC decoder
quasicyclic low‐density parity check codes
unique rotator
Wireless communications
Citations: Items that this one cites
Items that cite this one
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Quasi-cyclic low-density parity check (QC-LDPC) codes are being widely used in communication standards, and the decoder of QC-LDPC codes requires a unique type of rotator. The unique rotator, called a multi-size cyclic-shifter (MSCS), should be able to rotate data with various sizes, and many structures have been proposed for the operation. A low-complexity, high-speed MSCS structure is proposed, in which a part of the previous smallest structure is replaced with a structure with less delay and comparable area. The synthesis results present that the proposed structure achieves not only the highest speed but also the lowest complexity after synthesis.
ISSN:0013-5194
1350-911X
1350-911X
DOI:10.1049/el.2017.4456