Exploring opportunities to improve the performance of a reconfigurable instruction set processor

In this paper, at a reconfigurable instruction set processor (RISP) is targeted, which tightly couples a coarse-grain reconfigurable functional unit (RFU) to a RISC processor. Furthermore, the architecture is supported by a flexible development framework. By allowing the definition of alternate arch...

Full description

Saved in:
Bibliographic Details
Published in:International journal of electronics 2007-05, Vol.94 (5), p.481-500
Main Authors: Vassiliadis, N, Theodoridis, G, Nikolaidis, S
Format: Article
Language:English
Subjects:
Applied sciences
Circuit properties
Design. Technologies. Operation analysis. Testing
Development framework
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
Integrated circuits
Integrated circuits by function (including memories and processors)
Predicated execution
Reconfigurable processors
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Signal convertors
Virtual opcode
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, at a reconfigurable instruction set processor (RISP) is targeted, which tightly couples a coarse-grain reconfigurable functional unit (RFU) to a RISC processor. Furthermore, the architecture is supported by a flexible development framework. By allowing the definition of alternate architectural parameters, the framework can be used to explore the design space and fine-tune the architecture at design time. Initially, two architectural enhancements, namely partial predicated execution and virtual opcode are proposed and the extensions performed in the architecture and the framework to support them, are presented. To evaluate these issues, kernels from the multimedia domain are considered and an exploration to derive an appropriate instance of the architecture is performed. The efficiency of the derived instance and the proposed enhancements are evaluated using an MPEG-2 encoder application.
ISSN:0020-7217
1362-3060
DOI:10.1080/00207210701292829