A high-efficiency Doherty Power Amplifier for wireless base stations

This paper presents a new high-efficiency two-way Doherty Power Amplifier (DPA) with a modified output matching structure for Wideband Code Division Multiple Access (W-CDMA) low-to-medium power base station applications. A blended design is proposed using the symmetrical topology of equal rated powe...

Full description

Saved in:
Bibliographic Details
Published in:International journal of electronics letters 2021-07, Vol.9 (3), p.271-286
Main Authors: Panda, Ajit K, Patro, Saroj K
Format: Article
Language:English
Subjects:
ACPR
Broadband
Circuits
Code Division Multiple Access
Doherty Power Amplifier
Efficiency
linearisation
Linearity
PAE
Power amplifiers
Power gain
pre-distortion
Topology
W-CDMA
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a new high-efficiency two-way Doherty Power Amplifier (DPA) with a modified output matching structure for Wideband Code Division Multiple Access (W-CDMA) low-to-medium power base station applications. A blended design is proposed using the symmetrical topology of equal rated power amplifying devices with unequal output impedances for the carrier and peaking amplifier to achieve enhanced efficiency and desired linearity in 1900 MHz band. The proposed output circuit modifications encompass the usage of parasitic capacitor compensation technique for the carrier amplifier, optimum offset line along with the Doherty combiner to achieve high efficiency over 6 to 10 dB extended range of back-off operation. The measured results of the DPA demonstrate a Power Added Efficiency (PAE) of more than 49.9% at +34 dBm W-CDMA signal power, which is between 8 and 8.5 dB back-off from the peak power level of 42.2 dBm. The DPA has a large signal power gain of 13 dB at 1960 MHz. Further, the PAE is 39.5% and linearised Adjacent Channel Power Ratio (ACPR) is −46.2 dBc, both at 10 dB back-off from peak power. In these back-off power levels, this implementation provides significant efficiency improvement using symmetrical devices and with excellent linearity.
ISSN:2168-1724
2168-1732
DOI:10.1080/21681724.2020.1726478