Compiler-assisted multiple instruction rollback recovery using a read buffer

Multiple instruction rollback (MIR) is a technique that has been implemented in mainframe computers to provide rapid recovery from transient processor failures. Hardware-based MIR designs eliminate rollback data hazards by providing data redundancy implemented in hardware. Compiler-based MIR designs...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on computers 1995-09, Vol.44 (9), p.1096-1107
Main Authors: Alewine, N.J., Shyh-Kwei Chen, Kent Fuchs, W., Hwu, W.-M.W.
Format: Article
Language:English
Subjects:
Applied sciences
Checkpointing
Computer aided instruction
Computer errors
Computer science
control theory
systems
Computer systems and distributed systems. User interface
Delay
Exact sciences and technology
Hardware
Hazards
History
Redundancy
Registers
Software
Software engineering
State-space methods
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Multiple instruction rollback (MIR) is a technique that has been implemented in mainframe computers to provide rapid recovery from transient processor failures. Hardware-based MIR designs eliminate rollback data hazards by providing data redundancy implemented in hardware. Compiler-based MIR designs have also been developed which remove rollback data hazards directly with data-flow transformations. This paper describes compiler-assisted techniques to achieve multiple instruction rollback recovery. We observe that some data hazards resulting from instruction rollback can be resolved efficiently by providing an operand read buffer while others are resolved more efficiently with compiler transformations. The compiler-assisted scheme presented consists of hardware that is less complex than shadow files, history files, history buffers, or delayed write buffers, while experimental evaluation indicates performance improvement over compiler-based schemes.< >
ISSN:0018-9340
1557-9956
DOI:10.1109/12.464388