A new VLSI architecture for interleaved filtering of sampled signals

A VLSI architecture is presented for the filtering and decimation of the YUV video signals where the color difference signals U and V are sampled at the half of the sampling rate of the luminance signal Y. The poly-phase decomposition is applied to systematically derive the filter architecture. In t...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on consumer electronics 1998-08, Vol.44 (3), p.926-929
Main Authors: Nie, X., Pitscheider, M., Mehrgardt, S.
Format: Article
Language:English
Subjects:
Circuits
Color
Filtering
Finite impulse response filter
Frequency
IIR filters
Sampling methods
Signal processing
Signal sampling
Very large scale integration
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A VLSI architecture is presented for the filtering and decimation of the YUV video signals where the color difference signals U and V are sampled at the half of the sampling rate of the luminance signal Y. The poly-phase decomposition is applied to systematically derive the filter architecture. In this architecture we interleave the three signals Y, U and V with different sampling rates in such a way that the decimation filters only have to be implemented once to produce all three decimated Y, U and V signals at the output. The filter structure is canonical with respect to the number of delays. The technique has been applied to the high-speed CMOS implementation of an analog-to-digital-conversion circuit for high-quality video applications.
ISSN:0098-3063
1558-4127
DOI:10.1109/30.713215