Comments on "Analog layout using ALAS!" [and reply]

For the original article see ibid., vol. 31, no. 2, p. 271-4 (1996). In the aforementioned paper the authors consider the advantages of laying out matched pairs of transistors, resistors, capacitors, etc., with interdigitated geometries and common centroid. Then they show six examples of "match...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 1996-09, Vol.31 (9), p.1364-1365
Main Authors: Pease, R.A., Bruce, J.D., Li, H.W., Baker, R.J.
Format: Article
Language:English
Subjects:
Capacitance
Capacitors
Computational geometry
Conductivity
Global warming
Integrated circuit interconnections
Resistors
Solid state circuits
Temperature
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c161t-3df4f82e61030ae0fc7eca7b791ebd57b01ae690818cbc8986777169c1f72a213
cites cdi_FETCH-LOGICAL-c161t-3df4f82e61030ae0fc7eca7b791ebd57b01ae690818cbc8986777169c1f72a213
container_end_page 1365
container_issue 9
container_start_page 1364
container_title IEEE journal of solid-state circuits
container_volume 31
creator Pease, R.A.
Bruce, J.D.
Li, H.W.
Baker, R.J.
description For the original article see ibid., vol. 31, no. 2, p. 271-4 (1996). In the aforementioned paper the authors consider the advantages of laying out matched pairs of transistors, resistors, capacitors, etc., with interdigitated geometries and common centroid. Then they show six examples of "matched devices". However, the commenters point out that not one has a common centroid. This leads to the conclusion that the computer program ALAS! seems to have a remarkable consistency in making layouts where the centroids are never in common. In reply, the authors thanks R.A. Pease for his comments on their paper and respond to his concerns, especially clarifying the issues regarding common-centroid versus interdigitated layout.
doi_str_mv 10.1109/4.535427
format article
fullrecord <record><control><sourceid>crossref_ieee_</sourceid><recordid>TN_cdi_crossref_primary_10_1109_4_535427</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>535427</ieee_id><sourcerecordid>10_1109_4_535427</sourcerecordid><originalsourceid>FETCH-LOGICAL-c161t-3df4f82e61030ae0fc7eca7b791ebd57b01ae690818cbc8986777169c1f72a213</originalsourceid><addsrcrecordid>eNo9j0tLxDAUhYMoWEfBtas4Kzcd723SJl2W4gsKLlQQREqa3gyVPoams-i_d6SDq8PhfBz4GLtG2CBCei83sYhlpE5YgHGsQ1Ti85QFAKjDNAI4Zxfe_xyqlBoDJvKh66ifPB96vs560w5b3pp52E9875t-y7Mie7td8y_T13ykXTt_X7IzZ1pPV8dcsY_Hh_f8OSxen17yrAgtJjiFonbS6YgSBAGGwFlF1qhKpUhVHasK0FCSgkZtK6tTnSilMEktOhWZCMWK3S2_dhy8H8mVu7HpzDiXCOWfbCnLRfaA3ixoQ0T_2HH8BYI9TMs</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Comments on "Analog layout using ALAS!" [and reply]</title><source>IEEE Xplore (Online service)</source><creator>Pease, R.A. ; Bruce, J.D. ; Li, H.W. ; Baker, R.J.</creator><creatorcontrib>Pease, R.A. ; Bruce, J.D. ; Li, H.W. ; Baker, R.J.</creatorcontrib><description>For the original article see ibid., vol. 31, no. 2, p. 271-4 (1996). In the aforementioned paper the authors consider the advantages of laying out matched pairs of transistors, resistors, capacitors, etc., with interdigitated geometries and common centroid. Then they show six examples of "matched devices". However, the commenters point out that not one has a common centroid. This leads to the conclusion that the computer program ALAS! seems to have a remarkable consistency in making layouts where the centroids are never in common. In reply, the authors thanks R.A. Pease for his comments on their paper and respond to his concerns, especially clarifying the issues regarding common-centroid versus interdigitated layout.</description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/4.535427</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitance ; Capacitors ; Computational geometry ; Conductivity ; Global warming ; Integrated circuit interconnections ; Resistors ; Solid state circuits ; Temperature</subject><ispartof>IEEE journal of solid-state circuits, 1996-09, Vol.31 (9), p.1364-1365</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c161t-3df4f82e61030ae0fc7eca7b791ebd57b01ae690818cbc8986777169c1f72a213</citedby><cites>FETCH-LOGICAL-c161t-3df4f82e61030ae0fc7eca7b791ebd57b01ae690818cbc8986777169c1f72a213</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/535427$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Pease, R.A.</creatorcontrib><creatorcontrib>Bruce, J.D.</creatorcontrib><creatorcontrib>Li, H.W.</creatorcontrib><creatorcontrib>Baker, R.J.</creatorcontrib><title>Comments on "Analog layout using ALAS!" [and reply]</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>For the original article see ibid., vol. 31, no. 2, p. 271-4 (1996). In the aforementioned paper the authors consider the advantages of laying out matched pairs of transistors, resistors, capacitors, etc., with interdigitated geometries and common centroid. Then they show six examples of "matched devices". However, the commenters point out that not one has a common centroid. This leads to the conclusion that the computer program ALAS! seems to have a remarkable consistency in making layouts where the centroids are never in common. In reply, the authors thanks R.A. Pease for his comments on their paper and respond to his concerns, especially clarifying the issues regarding common-centroid versus interdigitated layout.</description><subject>Capacitance</subject><subject>Capacitors</subject><subject>Computational geometry</subject><subject>Conductivity</subject><subject>Global warming</subject><subject>Integrated circuit interconnections</subject><subject>Resistors</subject><subject>Solid state circuits</subject><subject>Temperature</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1996</creationdate><recordtype>article</recordtype><recordid>eNo9j0tLxDAUhYMoWEfBtas4Kzcd723SJl2W4gsKLlQQREqa3gyVPoams-i_d6SDq8PhfBz4GLtG2CBCei83sYhlpE5YgHGsQ1Ti85QFAKjDNAI4Zxfe_xyqlBoDJvKh66ifPB96vs560w5b3pp52E9875t-y7Mie7td8y_T13ykXTt_X7IzZ1pPV8dcsY_Hh_f8OSxen17yrAgtJjiFonbS6YgSBAGGwFlF1qhKpUhVHasK0FCSgkZtK6tTnSilMEktOhWZCMWK3S2_dhy8H8mVu7HpzDiXCOWfbCnLRfaA3ixoQ0T_2HH8BYI9TMs</recordid><startdate>199609</startdate><enddate>199609</enddate><creator>Pease, R.A.</creator><creator>Bruce, J.D.</creator><creator>Li, H.W.</creator><creator>Baker, R.J.</creator><general>IEEE</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>199609</creationdate><title>Comments on "Analog layout using ALAS!" [and reply]</title><author>Pease, R.A. ; Bruce, J.D. ; Li, H.W. ; Baker, R.J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c161t-3df4f82e61030ae0fc7eca7b791ebd57b01ae690818cbc8986777169c1f72a213</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1996</creationdate><topic>Capacitance</topic><topic>Capacitors</topic><topic>Computational geometry</topic><topic>Conductivity</topic><topic>Global warming</topic><topic>Integrated circuit interconnections</topic><topic>Resistors</topic><topic>Solid state circuits</topic><topic>Temperature</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Pease, R.A.</creatorcontrib><creatorcontrib>Bruce, J.D.</creatorcontrib><creatorcontrib>Li, H.W.</creatorcontrib><creatorcontrib>Baker, R.J.</creatorcontrib><collection>CrossRef</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Pease, R.A.</au><au>Bruce, J.D.</au><au>Li, H.W.</au><au>Baker, R.J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Comments on "Analog layout using ALAS!" [and reply]</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>1996-09</date><risdate>1996</risdate><volume>31</volume><issue>9</issue><spage>1364</spage><epage>1365</epage><pages>1364-1365</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>For the original article see ibid., vol. 31, no. 2, p. 271-4 (1996). In the aforementioned paper the authors consider the advantages of laying out matched pairs of transistors, resistors, capacitors, etc., with interdigitated geometries and common centroid. Then they show six examples of "matched devices". However, the commenters point out that not one has a common centroid. This leads to the conclusion that the computer program ALAS! seems to have a remarkable consistency in making layouts where the centroids are never in common. In reply, the authors thanks R.A. Pease for his comments on their paper and respond to his concerns, especially clarifying the issues regarding common-centroid versus interdigitated layout.</abstract><pub>IEEE</pub><doi>10.1109/4.535427</doi><tpages>2</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9200
ispartof IEEE journal of solid-state circuits, 1996-09, Vol.31 (9), p.1364-1365
issn 0018-9200
1558-173X
language eng
recordid cdi_crossref_primary_10_1109_4_535427
source IEEE Xplore (Online service)
subjects Capacitance
Capacitors
Computational geometry
Conductivity
Global warming
Integrated circuit interconnections
Resistors
Solid state circuits
Temperature
title Comments on "Analog layout using ALAS!" [and reply]
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T19%3A44%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Comments%20on%20%22Analog%20layout%20using%20ALAS!%22%20%5Band%20reply%5D&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Pease,%20R.A.&rft.date=1996-09&rft.volume=31&rft.issue=9&rft.spage=1364&rft.epage=1365&rft.pages=1364-1365&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/4.535427&rft_dat=%3Ccrossref_ieee_%3E10_1109_4_535427%3C/crossref_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c161t-3df4f82e61030ae0fc7eca7b791ebd57b01ae690818cbc8986777169c1f72a213%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=535427&rfr_iscdi=true