Sparsity-enhanced network reduction for fault studies

A new short-circuit equivalent and reduction program is described that uses the adaptive reduction technique in which extra path nodes are retained to produce a sparser equivalent network. Nodes that may be reduced are chosen by flexible set formation facilities, with path nodes automatically retain...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on power systems 1991-05, Vol.6 (2), p.613-621
Main Authors: Enns, M.K., Quada, J.J.
Format: Article
Language:English
Subjects:
Analog computers
Computer networks
Hardware
IEEE members
Impedance
Power engineering and energy
Power engineering computing
Power system modeling
Sparse matrices
System testing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A new short-circuit equivalent and reduction program is described that uses the adaptive reduction technique in which extra path nodes are retained to produce a sparser equivalent network. Nodes that may be reduced are chosen by flexible set formation facilities, with path nodes automatically retained as required to preserve sparsity. Tests on typical systems show that the sparsity-enhanced reduction produces an equivalent with fewer branches and a much lower branch-to-node ratio than conventional reduction for a wide range of numbers of nodes eliminated. At some point, as the number of retained nodes becomes small, conventional reduction produces an equivalent with fewer branches.< >
ISSN:0885-8950
1558-0679
DOI:10.1109/59.76704