A 160-MHz fourth-order double-sampled SC bandpass sigma-delta modulator

A fully differential double-sampled switched-capacitor (SC) architecture for a fourth-order bandpass /spl Sigma//spl Delta/ modulator is presented. This architecture is based on a double-sampled SC delay circuit. The effect of opamp nonidealities (finite dc gain and nonzero input capacitance) on the...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. 2, Analog and digital signal processing Analog and digital signal processing, 1998-05, Vol.45 (5), p.547-555
Main Authors: Bazarjani, S., Snelgrove, W.M.
Format: Article
Language:English
Subjects:
Capacitors
Circuit noise
Clocks
CMOS technology
Delay
Delta-sigma modulation
Digital communication
Digital modulation
Frequency conversion
Image sampling
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A fully differential double-sampled switched-capacitor (SC) architecture for a fourth-order bandpass /spl Sigma//spl Delta/ modulator is presented. This architecture is based on a double-sampled SC delay circuit. The effect of opamp nonidealities (finite dc gain and nonzero input capacitance) on the notch frequency of this modulator is analyzed. The modulator is implemented in a 0.5-/spl mu/m CMOS technology and operates at a clock frequency of 80 MHz, making the effective sampling rate 160 MHz. The image signal is about 40 dB below the fundamental signal. The measured signal-to-noise-plus-distortion (SNDR) is 47 dB (not including the image) over a 1.25-MHz bandwidth centered at 40 MHz. The circuit operates at 3 V and consumes 65 mW.
ISSN:1057-7130
1558-125X
DOI:10.1109/82.673636