Determining objective functions in systolic array designs

The space-time mapping of the dependency matrix of an algorithm may be used to study proposed systolic array implementations. In this paper we consider nested loop structures and use the space-time mapping approach to examine six objective functions, processor pipelining rate, computation time, thro...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 1994-09, Vol.2 (3), p.357-360
Main Authors: Zhang, C.N., Weston, J.H., Yan, Y.-F.
Format: Article
Language:English
Subjects:
Algorithm design and analysis
Computer architecture
Concurrent computing
Fault tolerance
Hardware
Multiplexing
Redundancy
Solid state circuits
Systolic arrays
Very large scale integration
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The space-time mapping of the dependency matrix of an algorithm may be used to study proposed systolic array implementations. In this paper we consider nested loop structures and use the space-time mapping approach to examine six objective functions, processor pipelining rate, computation time, throughput, number of processing elements, geometric area and space utilization. An elementary expression for each of these objective functions is derived which depends only on the space-time transformation and the size of loops. Moreover, several necessary and sufficient conditions for optimizing an individual objective function are provided.< >
ISSN:1063-8210
1557-9999
DOI:10.1109/92.311644