Digital Logic Simulation in a Time-Based, Table-Driven Environment

This paper is the first part of a two part sequence describing techniques and implementations for table-driven, time-based, parallel fault simulators for digital logic, Part 1 considers design verification simulation and Part 2 considers parallel fault simulation The major objective of these papers...

Full description

Saved in:
Bibliographic Details
Published in:Computer (Long Beach, Calif.) Calif.), 1975-03, Vol.8 (3), p.24-36
Main Authors: Szygenda, S.A., Thompson, E.W.
Format: Article
Language:English
Subjects:
Computational modeling
Computer errors
Computer simulation
Digital communication
Digital systems
Logic design
Logic devices
Physics computing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper is the first part of a two part sequence describing techniques and implementations for table-driven, time-based, parallel fault simulators for digital logic, Part 1 considers design verification simulation and Part 2 considers parallel fault simulation The major objective of these papers is to introduce basic simulation concepts and developmental considerations and to describe the storage and manipulation of data for these simulation environments. These aspects, from both a theoretical and practical viewpoint, represent the most critical considerations for both accurate and efficient digital logic simulation An adequate coverage of these topics will provide a basic understanding of the underlying consideration, both theoretical and practical, involved in the development of this type of simulator.
ISSN:0018-9162
1558-0814
DOI:10.1109/C-M.1975.218898