Hardware-Efficient DWT Architecture for Image Processing in Visual Sensors Networks

This paper proposes a Fractional Wavelet Filter (FrWF) based 2-D discrete wavelet transform (DWT) architecture for the 9/7 Cohen-Daubechies-Feauveau (CDF) filter employed at the wireless visual sensor nodes for preprocessing of images. Two VLSI architectures of a FrWF based 2-D DWT for a 9/7 CDF fil...

Full description

Saved in:
Bibliographic Details
Published in:IEEE sensors journal 2023-03, Vol.23 (5), p.1-1
Main Authors: George, Anuja, Jayakumar, E.P.
Format: Article
Language:English
Subjects:
CDF
Computer architecture
Computer memory
Discrete Wavelet Transform
Discrete wavelet transforms
DWT
FrWF
Hardware description languages
Image Processing
Image quality
Image resolution
Image sensors
Integrated circuits
Large scale integration
Memory management
Network latency
Raster scanning
Sensors
Very large scale integration
Visualization
VLSI Architecture
Wavelet transforms
Wireless networks
Wireless sensor networks
Wireless Visual Sensors
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper proposes a Fractional Wavelet Filter (FrWF) based 2-D discrete wavelet transform (DWT) architecture for the 9/7 Cohen-Daubechies-Feauveau (CDF) filter employed at the wireless visual sensor nodes for preprocessing of images. Two VLSI architectures of a FrWF based 2-D DWT for a 9/7 CDF filter are proposed here. The first design employs raster scanning order as the data access scheme and is termed as Horizontal-FrWF (H-FrWF), whereas the second design employs vertical scanning order as the data access scheme and is termed as Vertical-FrWF (V-FrWF). The proposed architectures and best of the existing 2-D DWT architectures are modelled in Verilog Hardware Description Language (HDL), simulated using Vivado 2019.1, and synthesized using the gpdk090 library by Cadence Genus Synthesis Solution. The implementation results reveal that both the proposed architectures are memory-efficient and significantly improve area and power compared to state-of-the-art designs. The proposed V-FrWF architecture has constant latency, and the dependency of the memory requirement for FrWF computation on the resolution of the image is eliminated. Moreover, the proposed architectures are capable of computing the 2-D DWT of high-resolution (HR) images with high image quality, making them expedient for wireless sensor networks (WSNs).
ISSN:1530-437X
1558-1748
DOI:10.1109/JSEN.2023.3235371