Loading…

A digital-to-analog converter based on differential-quad switching

A high-conversion-rate high-resolution oversampling digital-to-analog converter (DAC) for direct digital modulation is addressed in this paper. A new type of switching scheme, called differential-quad switching, is presented. To verify the feasibility of this scheme, essential parts with some auxili...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2002-10, Vol.37 (10), p.1335-1338
Main Authors: Park, Sungkyung, Kim, Gyudong, Park, Sin-Chong, Kim, Wonchan
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c382t-243f4a14273ae5ef63e0e2b96691d421f6a550cb9bcde603cba0ab13b744e2933
cites cdi_FETCH-LOGICAL-c382t-243f4a14273ae5ef63e0e2b96691d421f6a550cb9bcde603cba0ab13b744e2933
container_end_page 1338
container_issue 10
container_start_page 1335
container_title IEEE journal of solid-state circuits
container_volume 37
creator Park, Sungkyung
Kim, Gyudong
Park, Sin-Chong
Kim, Wonchan
description A high-conversion-rate high-resolution oversampling digital-to-analog converter (DAC) for direct digital modulation is addressed in this paper. A new type of switching scheme, called differential-quad switching, is presented. To verify the feasibility of this scheme, essential parts with some auxiliary circuitry for interfacing were fabricated in a 0.8-/spl mu/m CMOS technology. Measured results show that the switching scheme provides 11-b resolution at 100 MSamples/s and 6-b at 1 GSamples/s. The degradation in signal-to-noise ratio is not observed for the variation of the supply voltage down to 1.5 V, which means the proposed scheme is suitable for low-voltage applications.
doi_str_mv 10.1109/JSSC.2002.803056
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1109_JSSC_2002_803056</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1035949</ieee_id><sourcerecordid>28251436</sourcerecordid><originalsourceid>FETCH-LOGICAL-c382t-243f4a14273ae5ef63e0e2b96691d421f6a550cb9bcde603cba0ab13b744e2933</originalsourceid><addsrcrecordid>eNqF0c9LwzAUB_AgCs7pXfBSPOipM7_bHOfwJwMPU_AW0vZ1ZnTNlrSK_70Z9SAe9BQe-bz34H0ROiV4QghWV4-LxWxCMaaTHDMs5B4aESHylGTsdR-NMCZ5quL_IToKYRVLznMyQtfTpLJL25km7VxqWtO4ZVK69h18Bz4pTIAqcW1EdQ0e2s5Gue1NlYQP25Vvtl0eo4PaNAFOvt8xerm9eZ7dp_Onu4fZdJ6WLKddSjmruSGcZsyAgFoywEALJaUiFaeklkYIXBaqKCuQmJWFwaYgrMg4B6oYG6PLYe7Gu20PodNrG0poGtOC64NWOFNCEsGjvPhT0pwKwpn8H2ZYSSKzCM9_wZXrfbxWXKtonikqVUR4QKV3IXio9cbbtfGfmmC9C0nvQtK7kPQQUmw5G1osAPzgTCiu2Bc5JYwl</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>992879269</pqid></control><display><type>article</type><title>A digital-to-analog converter based on differential-quad switching</title><source>IEEE Xplore (Online service)</source><creator>Park, Sungkyung ; Kim, Gyudong ; Park, Sin-Chong ; Kim, Wonchan</creator><creatorcontrib>Park, Sungkyung ; Kim, Gyudong ; Park, Sin-Chong ; Kim, Wonchan</creatorcontrib><description>A high-conversion-rate high-resolution oversampling digital-to-analog converter (DAC) for direct digital modulation is addressed in this paper. A new type of switching scheme, called differential-quad switching, is presented. To verify the feasibility of this scheme, essential parts with some auxiliary circuitry for interfacing were fabricated in a 0.8-/spl mu/m CMOS technology. Measured results show that the switching scheme provides 11-b resolution at 100 MSamples/s and 6-b at 1 GSamples/s. The degradation in signal-to-noise ratio is not observed for the variation of the supply voltage down to 1.5 V, which means the proposed scheme is suitable for low-voltage applications.</description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/JSSC.2002.803056</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Circuits ; Clocks ; CMOS ; CMOS technology ; Degradation ; Digital modulation ; Digital to analog converters ; Digital-analog conversion ; Electric potential ; Frequency conversion ; Modulation ; Oversampling ; Signal resolution ; Space vector pulse width modulation ; Switches ; Switching ; Voltage</subject><ispartof>IEEE journal of solid-state circuits, 2002-10, Vol.37 (10), p.1335-1338</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2002</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c382t-243f4a14273ae5ef63e0e2b96691d421f6a550cb9bcde603cba0ab13b744e2933</citedby><cites>FETCH-LOGICAL-c382t-243f4a14273ae5ef63e0e2b96691d421f6a550cb9bcde603cba0ab13b744e2933</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1035949$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Park, Sungkyung</creatorcontrib><creatorcontrib>Kim, Gyudong</creatorcontrib><creatorcontrib>Park, Sin-Chong</creatorcontrib><creatorcontrib>Kim, Wonchan</creatorcontrib><title>A digital-to-analog converter based on differential-quad switching</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>A high-conversion-rate high-resolution oversampling digital-to-analog converter (DAC) for direct digital modulation is addressed in this paper. A new type of switching scheme, called differential-quad switching, is presented. To verify the feasibility of this scheme, essential parts with some auxiliary circuitry for interfacing were fabricated in a 0.8-/spl mu/m CMOS technology. Measured results show that the switching scheme provides 11-b resolution at 100 MSamples/s and 6-b at 1 GSamples/s. The degradation in signal-to-noise ratio is not observed for the variation of the supply voltage down to 1.5 V, which means the proposed scheme is suitable for low-voltage applications.</description><subject>Circuits</subject><subject>Clocks</subject><subject>CMOS</subject><subject>CMOS technology</subject><subject>Degradation</subject><subject>Digital modulation</subject><subject>Digital to analog converters</subject><subject>Digital-analog conversion</subject><subject>Electric potential</subject><subject>Frequency conversion</subject><subject>Modulation</subject><subject>Oversampling</subject><subject>Signal resolution</subject><subject>Space vector pulse width modulation</subject><subject>Switches</subject><subject>Switching</subject><subject>Voltage</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2002</creationdate><recordtype>article</recordtype><recordid>eNqF0c9LwzAUB_AgCs7pXfBSPOipM7_bHOfwJwMPU_AW0vZ1ZnTNlrSK_70Z9SAe9BQe-bz34H0ROiV4QghWV4-LxWxCMaaTHDMs5B4aESHylGTsdR-NMCZ5quL_IToKYRVLznMyQtfTpLJL25km7VxqWtO4ZVK69h18Bz4pTIAqcW1EdQ0e2s5Gue1NlYQP25Vvtl0eo4PaNAFOvt8xerm9eZ7dp_Onu4fZdJ6WLKddSjmruSGcZsyAgFoywEALJaUiFaeklkYIXBaqKCuQmJWFwaYgrMg4B6oYG6PLYe7Gu20PodNrG0poGtOC64NWOFNCEsGjvPhT0pwKwpn8H2ZYSSKzCM9_wZXrfbxWXKtonikqVUR4QKV3IXio9cbbtfGfmmC9C0nvQtK7kPQQUmw5G1osAPzgTCiu2Bc5JYwl</recordid><startdate>20021001</startdate><enddate>20021001</enddate><creator>Park, Sungkyung</creator><creator>Kim, Gyudong</creator><creator>Park, Sin-Chong</creator><creator>Kim, Wonchan</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20021001</creationdate><title>A digital-to-analog converter based on differential-quad switching</title><author>Park, Sungkyung ; Kim, Gyudong ; Park, Sin-Chong ; Kim, Wonchan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c382t-243f4a14273ae5ef63e0e2b96691d421f6a550cb9bcde603cba0ab13b744e2933</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Circuits</topic><topic>Clocks</topic><topic>CMOS</topic><topic>CMOS technology</topic><topic>Degradation</topic><topic>Digital modulation</topic><topic>Digital to analog converters</topic><topic>Digital-analog conversion</topic><topic>Electric potential</topic><topic>Frequency conversion</topic><topic>Modulation</topic><topic>Oversampling</topic><topic>Signal resolution</topic><topic>Space vector pulse width modulation</topic><topic>Switches</topic><topic>Switching</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Park, Sungkyung</creatorcontrib><creatorcontrib>Kim, Gyudong</creatorcontrib><creatorcontrib>Park, Sin-Chong</creatorcontrib><creatorcontrib>Kim, Wonchan</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE/IET Electronic Library</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Park, Sungkyung</au><au>Kim, Gyudong</au><au>Park, Sin-Chong</au><au>Kim, Wonchan</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A digital-to-analog converter based on differential-quad switching</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>2002-10-01</date><risdate>2002</risdate><volume>37</volume><issue>10</issue><spage>1335</spage><epage>1338</epage><pages>1335-1338</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>A high-conversion-rate high-resolution oversampling digital-to-analog converter (DAC) for direct digital modulation is addressed in this paper. A new type of switching scheme, called differential-quad switching, is presented. To verify the feasibility of this scheme, essential parts with some auxiliary circuitry for interfacing were fabricated in a 0.8-/spl mu/m CMOS technology. Measured results show that the switching scheme provides 11-b resolution at 100 MSamples/s and 6-b at 1 GSamples/s. The degradation in signal-to-noise ratio is not observed for the variation of the supply voltage down to 1.5 V, which means the proposed scheme is suitable for low-voltage applications.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/JSSC.2002.803056</doi><tpages>4</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9200
ispartof IEEE journal of solid-state circuits, 2002-10, Vol.37 (10), p.1335-1338
issn 0018-9200
1558-173X
language eng
recordid cdi_crossref_primary_10_1109_JSSC_2002_803056
source IEEE Xplore (Online service)
subjects Circuits
Clocks
CMOS
CMOS technology
Degradation
Digital modulation
Digital to analog converters
Digital-analog conversion
Electric potential
Frequency conversion
Modulation
Oversampling
Signal resolution
Space vector pulse width modulation
Switches
Switching
Voltage
title A digital-to-analog converter based on differential-quad switching
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T18%3A22%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20digital-to-analog%20converter%20based%20on%20differential-quad%20switching&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Park,%20Sungkyung&rft.date=2002-10-01&rft.volume=37&rft.issue=10&rft.spage=1335&rft.epage=1338&rft.pages=1335-1338&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/JSSC.2002.803056&rft_dat=%3Cproquest_cross%3E28251436%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c382t-243f4a14273ae5ef63e0e2b96691d421f6a550cb9bcde603cba0ab13b744e2933%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=992879269&rft_id=info:pmid/&rft_ieee_id=1035949&rfr_iscdi=true