A 64-MHz clock-rate ΣΔ ADC with 88-dB SNDR and -105-dB IM3 distortion at a 1.5-MHz signal frequency

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2002-12, Vol.37 (12), p.1653-1661
Main Authors: Gupta, S.K., Fong, V.
Format: Article
Language:English
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:
ISSN:0018-9200
DOI:10.1109/JSSC.2002.804358