Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits

In order to eliminate the limitation of a narrow frequency range of conventional resonant clocking, intermittent resonant clocking (IRC) is proposed for near/sub-threshold logic circuits. In this paper, IRC is applied to 0.37 V 32-bit adder array with latches and adder array with flip-flops fabricat...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2014-02, Vol.49 (2), p.536-544
Main Authors: Fuketa, Hiroshi, Nomura, Masahiro, Takamiya, Makoto, Sakurai, Takayasu
Format: Article
Language:English
Subjects:
Adders
Arrays
Clocks
LC resonance
Logic gates
near-threshold circuit
Resistance
resonant clocking
Resonant frequency
RLC circuits
subthreshold circuit
ultra-low power
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c359t-ab4705e376825842c0d8bf2724c7fc18f713a9d3b4bb538939c7416e898b589e3
cites cdi_FETCH-LOGICAL-c359t-ab4705e376825842c0d8bf2724c7fc18f713a9d3b4bb538939c7416e898b589e3
container_end_page 544
container_issue 2
container_start_page 536
container_title IEEE journal of solid-state circuits
container_volume 49
creator Fuketa, Hiroshi
Nomura, Masahiro
Takamiya, Makoto
Sakurai, Takayasu
description In order to eliminate the limitation of a narrow frequency range of conventional resonant clocking, intermittent resonant clocking (IRC) is proposed for near/sub-threshold logic circuits. In this paper, IRC is applied to 0.37 V 32-bit adder array with latches and adder array with flip-flops fabricated in a 40 nm CMOS process. Measurement results show that IRC reduces the clock power by 36% at 980 kHz and the clock leakage power by 81% compared with conventional non-resonant clocking when IRC is applied to the adder array with latches. The same power reduction is achieved when IRC is applied to the adder array with flip-flops. IRC can reduce the clock power at any clock frequency, which enables flexible selection of the clock frequency.
doi_str_mv 10.1109/JSSC.2013.2294172
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1109_JSSC_2013_2294172</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6698398</ieee_id><sourcerecordid>3240836201</sourcerecordid><originalsourceid>FETCH-LOGICAL-c359t-ab4705e376825842c0d8bf2724c7fc18f713a9d3b4bb538939c7416e898b589e3</originalsourceid><addsrcrecordid>eNo9kFtLwzAUgIMoOKc_QHwJ-Nwtl6ZNHkfZdDJU3ATfSpumW2eXzCRF9u9N6RAOnHPgOxc-AO4xmmCMxPRlvc4mBGE6IUTEOCUXYIQZ4xFO6dclGCGEeSQIQtfgxrl9aOOY4xHwS-2VPTTeK-3hh3JGF6HIWiO_G72Fc12UbV-8m19lA1B10jdGw8LDmT4NIFxY9dMpLU-wNha-qsJO110ZbXZWuZ1pK7gy20bCrLGya7y7BVd10Tp1d85j8LmYb7LnaPX2tMxmq0hSJnxUlHGKmKJpwgnjMZGo4mVNUhLLtJaY1ymmhahoGZclo1xQIdMYJ4oLXjIuFB2Dx2Hv0Zrwn_P53nRWh5M5ZojhoCMRgcIDJa1xzqo6P9rmUNhTjlHey817uXkvNz_LDTMPw0yjlPrnk0RwGuIPOT919g</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1505120069</pqid></control><display><type>article</type><title>Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits</title><source>IEEE Xplore (Online service)</source><creator>Fuketa, Hiroshi ; Nomura, Masahiro ; Takamiya, Makoto ; Sakurai, Takayasu</creator><creatorcontrib>Fuketa, Hiroshi ; Nomura, Masahiro ; Takamiya, Makoto ; Sakurai, Takayasu</creatorcontrib><description>In order to eliminate the limitation of a narrow frequency range of conventional resonant clocking, intermittent resonant clocking (IRC) is proposed for near/sub-threshold logic circuits. In this paper, IRC is applied to 0.37 V 32-bit adder array with latches and adder array with flip-flops fabricated in a 40 nm CMOS process. Measurement results show that IRC reduces the clock power by 36% at 980 kHz and the clock leakage power by 81% compared with conventional non-resonant clocking when IRC is applied to the adder array with latches. The same power reduction is achieved when IRC is applied to the adder array with flip-flops. IRC can reduce the clock power at any clock frequency, which enables flexible selection of the clock frequency.</description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/JSSC.2013.2294172</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Adders ; Arrays ; Clocks ; LC resonance ; Logic gates ; near-threshold circuit ; Resistance ; resonant clocking ; Resonant frequency ; RLC circuits ; subthreshold circuit ; ultra-low power</subject><ispartof>IEEE journal of solid-state circuits, 2014-02, Vol.49 (2), p.536-544</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Feb 2014</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c359t-ab4705e376825842c0d8bf2724c7fc18f713a9d3b4bb538939c7416e898b589e3</citedby><cites>FETCH-LOGICAL-c359t-ab4705e376825842c0d8bf2724c7fc18f713a9d3b4bb538939c7416e898b589e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6698398$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,27903,27904,54775</link.rule.ids></links><search><creatorcontrib>Fuketa, Hiroshi</creatorcontrib><creatorcontrib>Nomura, Masahiro</creatorcontrib><creatorcontrib>Takamiya, Makoto</creatorcontrib><creatorcontrib>Sakurai, Takayasu</creatorcontrib><title>Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>In order to eliminate the limitation of a narrow frequency range of conventional resonant clocking, intermittent resonant clocking (IRC) is proposed for near/sub-threshold logic circuits. In this paper, IRC is applied to 0.37 V 32-bit adder array with latches and adder array with flip-flops fabricated in a 40 nm CMOS process. Measurement results show that IRC reduces the clock power by 36% at 980 kHz and the clock leakage power by 81% compared with conventional non-resonant clocking when IRC is applied to the adder array with latches. The same power reduction is achieved when IRC is applied to the adder array with flip-flops. IRC can reduce the clock power at any clock frequency, which enables flexible selection of the clock frequency.</description><subject>Adders</subject><subject>Arrays</subject><subject>Clocks</subject><subject>LC resonance</subject><subject>Logic gates</subject><subject>near-threshold circuit</subject><subject>Resistance</subject><subject>resonant clocking</subject><subject>Resonant frequency</subject><subject>RLC circuits</subject><subject>subthreshold circuit</subject><subject>ultra-low power</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2014</creationdate><recordtype>article</recordtype><recordid>eNo9kFtLwzAUgIMoOKc_QHwJ-Nwtl6ZNHkfZdDJU3ATfSpumW2eXzCRF9u9N6RAOnHPgOxc-AO4xmmCMxPRlvc4mBGE6IUTEOCUXYIQZ4xFO6dclGCGEeSQIQtfgxrl9aOOY4xHwS-2VPTTeK-3hh3JGF6HIWiO_G72Fc12UbV-8m19lA1B10jdGw8LDmT4NIFxY9dMpLU-wNha-qsJO110ZbXZWuZ1pK7gy20bCrLGya7y7BVd10Tp1d85j8LmYb7LnaPX2tMxmq0hSJnxUlHGKmKJpwgnjMZGo4mVNUhLLtJaY1ymmhahoGZclo1xQIdMYJ4oLXjIuFB2Dx2Hv0Zrwn_P53nRWh5M5ZojhoCMRgcIDJa1xzqo6P9rmUNhTjlHey817uXkvNz_LDTMPw0yjlPrnk0RwGuIPOT919g</recordid><startdate>201402</startdate><enddate>201402</enddate><creator>Fuketa, Hiroshi</creator><creator>Nomura, Masahiro</creator><creator>Takamiya, Makoto</creator><creator>Sakurai, Takayasu</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>201402</creationdate><title>Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits</title><author>Fuketa, Hiroshi ; Nomura, Masahiro ; Takamiya, Makoto ; Sakurai, Takayasu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c359t-ab4705e376825842c0d8bf2724c7fc18f713a9d3b4bb538939c7416e898b589e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2014</creationdate><topic>Adders</topic><topic>Arrays</topic><topic>Clocks</topic><topic>LC resonance</topic><topic>Logic gates</topic><topic>near-threshold circuit</topic><topic>Resistance</topic><topic>resonant clocking</topic><topic>Resonant frequency</topic><topic>RLC circuits</topic><topic>subthreshold circuit</topic><topic>ultra-low power</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Fuketa, Hiroshi</creatorcontrib><creatorcontrib>Nomura, Masahiro</creatorcontrib><creatorcontrib>Takamiya, Makoto</creatorcontrib><creatorcontrib>Sakurai, Takayasu</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Xplore</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Fuketa, Hiroshi</au><au>Nomura, Masahiro</au><au>Takamiya, Makoto</au><au>Sakurai, Takayasu</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>2014-02</date><risdate>2014</risdate><volume>49</volume><issue>2</issue><spage>536</spage><epage>544</epage><pages>536-544</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>In order to eliminate the limitation of a narrow frequency range of conventional resonant clocking, intermittent resonant clocking (IRC) is proposed for near/sub-threshold logic circuits. In this paper, IRC is applied to 0.37 V 32-bit adder array with latches and adder array with flip-flops fabricated in a 40 nm CMOS process. Measurement results show that IRC reduces the clock power by 36% at 980 kHz and the clock leakage power by 81% compared with conventional non-resonant clocking when IRC is applied to the adder array with latches. The same power reduction is achieved when IRC is applied to the adder array with flip-flops. IRC can reduce the clock power at any clock frequency, which enables flexible selection of the clock frequency.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/JSSC.2013.2294172</doi><tpages>9</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9200
ispartof IEEE journal of solid-state circuits, 2014-02, Vol.49 (2), p.536-544
issn 0018-9200
1558-173X
language eng
recordid cdi_crossref_primary_10_1109_JSSC_2013_2294172
source IEEE Xplore (Online service)
subjects Adders
Arrays
Clocks
LC resonance
Logic gates
near-threshold circuit
Resistance
resonant clocking
Resonant frequency
RLC circuits
subthreshold circuit
ultra-low power
title Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T20%3A39%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Intermittent%20Resonant%20Clocking%20Enabling%20Power%20Reduction%20at%20Any%20Clock%20Frequency%20for%20Near/Sub-Threshold%20Logic%20Circuits&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Fuketa,%20Hiroshi&rft.date=2014-02&rft.volume=49&rft.issue=2&rft.spage=536&rft.epage=544&rft.pages=536-544&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/JSSC.2013.2294172&rft_dat=%3Cproquest_cross%3E3240836201%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c359t-ab4705e376825842c0d8bf2724c7fc18f713a9d3b4bb538939c7416e898b589e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1505120069&rft_id=info:pmid/&rft_ieee_id=6698398&rfr_iscdi=true