Loading…

E-Band Frequency Sextupler With >35 dB Harmonics Rejection Over 20 GHz Bandwidth in 55 nm BiCMOS

A frequency multiplier by six (sextupler) for local oscillation (LO) generation in E -band is presented. It comprises a tripler, a doubler, and an output buffer. A detailed analysis is proposed to discuss the optimal order of the multiplication stages to minimize the unwanted harmonics of the input...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2022-07, Vol.57 (7), p.2155-2166
Main Authors: Pirbazari, Mahmoud M., Mazzanti, Andrea
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c265t-2b9bfd9775fa8979e16b90eb984ef41228881f1b4ceef7bcff9e532766a0b2ff3
cites cdi_FETCH-LOGICAL-c265t-2b9bfd9775fa8979e16b90eb984ef41228881f1b4ceef7bcff9e532766a0b2ff3
container_end_page 2166
container_issue 7
container_start_page 2155
container_title IEEE journal of solid-state circuits
container_volume 57
creator Pirbazari, Mahmoud M.
Mazzanti, Andrea
description A frequency multiplier by six (sextupler) for local oscillation (LO) generation in E -band is presented. It comprises a tripler, a doubler, and an output buffer. A detailed analysis is proposed to discuss the optimal order of the multiplication stages to minimize the unwanted harmonics of the input. Moreover, novel circuit topologies for the tripler and doubler are introduced. The tripler core is devised to reproduce the transcharacteristic of a third-order polynomial that ideally generates only the third harmonic of a sinusoidal input signal. By leveraging an envelope detector for adaptive biasing, the circuit maintains excellent suppression of the driving signal and unwanted harmonics over wide variations of the input power. The proposed topology improves output signal purity and current conversion efficiency against classical triplers based on the transistors biased in class C. The cascaded frequency doubler is based on a novel push-push configuration that provides a differential output and excellent odd-order harmonic rejection due to an enhanced robustness to amplitude and phase unbalances of the driving signal. The sextupler is fabricated in a 55-nm SiGe-BiCMOS technology. Driven with a 0-dBm input signal and consuming 63.1 mW of dc power, it delivers P_{\mathrm {out}} up to 5.6 dBm at 72 GHz. P_{\mathrm {out}} is above 0 dBm over 20-GHz bandwidth (BW), while undesired harmonics of the input are suppressed by more than 35 dB. Compared to previously reported millimeter-wave frequency multipliers, the sextupler demonstrates improved harmonic rejection, conversion gain, and efficiency, without compromising the operation BW and output power.
doi_str_mv 10.1109/JSSC.2022.3146730
format article
fullrecord <record><control><sourceid>crossref_ieee_</sourceid><recordid>TN_cdi_crossref_primary_10_1109_JSSC_2022_3146730</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9708720</ieee_id><sourcerecordid>10_1109_JSSC_2022_3146730</sourcerecordid><originalsourceid>FETCH-LOGICAL-c265t-2b9bfd9775fa8979e16b90eb984ef41228881f1b4ceef7bcff9e532766a0b2ff3</originalsourceid><addsrcrecordid>eNo9kF1LwzAYhYMoOKc_QLzJH-jMR9MkN4Ir-1AmA6voXW3SN5ixdTPtpvPX27Lh1eHAec7Fg9A1JQNKib59zLJ0wAhjA07jRHJygnpUCBVRyd9PUY8QqiLNCDlHF3W9aGscK9pDH6NoWFQlHgf42kJl9ziDn2a7WULAb775xHdc4HKIp0VYrStva_wMC7CNX1d4vmtHjODJ9Bd3J9--bAFfYSFwtcJDnz7Ns0t05oplDVfH7KPX8eglnUaz-eQhvZ9FliWiiZjRxpVaSuEKpaUGmhhNwGgVg4spY0op6qiJLYCTxjqnQXAmk6QghjnH-4gefm1Y13UAl2-CXxVhn1OSd4ryTlHeKcqPilrm5sB4APjfa0mUZIT_AXN9YMI</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>E-Band Frequency Sextupler With &gt;35 dB Harmonics Rejection Over 20 GHz Bandwidth in 55 nm BiCMOS</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Pirbazari, Mahmoud M. ; Mazzanti, Andrea</creator><creatorcontrib>Pirbazari, Mahmoud M. ; Mazzanti, Andrea</creatorcontrib><description><![CDATA[A frequency multiplier by six (sextupler) for local oscillation (LO) generation in <inline-formula> <tex-math notation="LaTeX">E </tex-math></inline-formula>-band is presented. It comprises a tripler, a doubler, and an output buffer. A detailed analysis is proposed to discuss the optimal order of the multiplication stages to minimize the unwanted harmonics of the input. Moreover, novel circuit topologies for the tripler and doubler are introduced. The tripler core is devised to reproduce the transcharacteristic of a third-order polynomial that ideally generates only the third harmonic of a sinusoidal input signal. By leveraging an envelope detector for adaptive biasing, the circuit maintains excellent suppression of the driving signal and unwanted harmonics over wide variations of the input power. The proposed topology improves output signal purity and current conversion efficiency against classical triplers based on the transistors biased in class C. The cascaded frequency doubler is based on a novel push-push configuration that provides a differential output and excellent odd-order harmonic rejection due to an enhanced robustness to amplitude and phase unbalances of the driving signal. The sextupler is fabricated in a 55-nm SiGe-BiCMOS technology. Driven with a 0-dBm input signal and consuming 63.1 mW of dc power, it delivers <inline-formula> <tex-math notation="LaTeX">P_{\mathrm {out}} </tex-math></inline-formula> up to 5.6 dBm at 72 GHz. <inline-formula> <tex-math notation="LaTeX">P_{\mathrm {out}} </tex-math></inline-formula> is above 0 dBm over 20-GHz bandwidth (BW), while undesired harmonics of the input are suppressed by more than 35 dB. Compared to previously reported millimeter-wave frequency multipliers, the sextupler demonstrates improved harmonic rejection, conversion gain, and efficiency, without compromising the operation BW and output power.]]></description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/JSSC.2022.3146730</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>IEEE</publisher><subject>BiCMOS ; BiCMOS integrated circuits ; doubler ; Frequency conversion ; frequency multiplier ; Harmonic analysis ; local oscillation (LO) generation ; millimeter waves (mm-waves) ; Phase locked loops ; Power demand ; Power generation ; Power system harmonics ; sextupler ; tripler</subject><ispartof>IEEE journal of solid-state circuits, 2022-07, Vol.57 (7), p.2155-2166</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c265t-2b9bfd9775fa8979e16b90eb984ef41228881f1b4ceef7bcff9e532766a0b2ff3</citedby><cites>FETCH-LOGICAL-c265t-2b9bfd9775fa8979e16b90eb984ef41228881f1b4ceef7bcff9e532766a0b2ff3</cites><orcidid>0000-0002-0278-1942 ; 0000-0003-3960-9748</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9708720$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27923,27924,54795</link.rule.ids></links><search><creatorcontrib>Pirbazari, Mahmoud M.</creatorcontrib><creatorcontrib>Mazzanti, Andrea</creatorcontrib><title>E-Band Frequency Sextupler With &gt;35 dB Harmonics Rejection Over 20 GHz Bandwidth in 55 nm BiCMOS</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description><![CDATA[A frequency multiplier by six (sextupler) for local oscillation (LO) generation in <inline-formula> <tex-math notation="LaTeX">E </tex-math></inline-formula>-band is presented. It comprises a tripler, a doubler, and an output buffer. A detailed analysis is proposed to discuss the optimal order of the multiplication stages to minimize the unwanted harmonics of the input. Moreover, novel circuit topologies for the tripler and doubler are introduced. The tripler core is devised to reproduce the transcharacteristic of a third-order polynomial that ideally generates only the third harmonic of a sinusoidal input signal. By leveraging an envelope detector for adaptive biasing, the circuit maintains excellent suppression of the driving signal and unwanted harmonics over wide variations of the input power. The proposed topology improves output signal purity and current conversion efficiency against classical triplers based on the transistors biased in class C. The cascaded frequency doubler is based on a novel push-push configuration that provides a differential output and excellent odd-order harmonic rejection due to an enhanced robustness to amplitude and phase unbalances of the driving signal. The sextupler is fabricated in a 55-nm SiGe-BiCMOS technology. Driven with a 0-dBm input signal and consuming 63.1 mW of dc power, it delivers <inline-formula> <tex-math notation="LaTeX">P_{\mathrm {out}} </tex-math></inline-formula> up to 5.6 dBm at 72 GHz. <inline-formula> <tex-math notation="LaTeX">P_{\mathrm {out}} </tex-math></inline-formula> is above 0 dBm over 20-GHz bandwidth (BW), while undesired harmonics of the input are suppressed by more than 35 dB. Compared to previously reported millimeter-wave frequency multipliers, the sextupler demonstrates improved harmonic rejection, conversion gain, and efficiency, without compromising the operation BW and output power.]]></description><subject>BiCMOS</subject><subject>BiCMOS integrated circuits</subject><subject>doubler</subject><subject>Frequency conversion</subject><subject>frequency multiplier</subject><subject>Harmonic analysis</subject><subject>local oscillation (LO) generation</subject><subject>millimeter waves (mm-waves)</subject><subject>Phase locked loops</subject><subject>Power demand</subject><subject>Power generation</subject><subject>Power system harmonics</subject><subject>sextupler</subject><subject>tripler</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><recordid>eNo9kF1LwzAYhYMoOKc_QLzJH-jMR9MkN4Ir-1AmA6voXW3SN5ixdTPtpvPX27Lh1eHAec7Fg9A1JQNKib59zLJ0wAhjA07jRHJygnpUCBVRyd9PUY8QqiLNCDlHF3W9aGscK9pDH6NoWFQlHgf42kJl9ziDn2a7WULAb775xHdc4HKIp0VYrStva_wMC7CNX1d4vmtHjODJ9Bd3J9--bAFfYSFwtcJDnz7Ns0t05oplDVfH7KPX8eglnUaz-eQhvZ9FliWiiZjRxpVaSuEKpaUGmhhNwGgVg4spY0op6qiJLYCTxjqnQXAmk6QghjnH-4gefm1Y13UAl2-CXxVhn1OSd4ryTlHeKcqPilrm5sB4APjfa0mUZIT_AXN9YMI</recordid><startdate>202207</startdate><enddate>202207</enddate><creator>Pirbazari, Mahmoud M.</creator><creator>Mazzanti, Andrea</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0002-0278-1942</orcidid><orcidid>https://orcid.org/0000-0003-3960-9748</orcidid></search><sort><creationdate>202207</creationdate><title>E-Band Frequency Sextupler With &gt;35 dB Harmonics Rejection Over 20 GHz Bandwidth in 55 nm BiCMOS</title><author>Pirbazari, Mahmoud M. ; Mazzanti, Andrea</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c265t-2b9bfd9775fa8979e16b90eb984ef41228881f1b4ceef7bcff9e532766a0b2ff3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BiCMOS</topic><topic>BiCMOS integrated circuits</topic><topic>doubler</topic><topic>Frequency conversion</topic><topic>frequency multiplier</topic><topic>Harmonic analysis</topic><topic>local oscillation (LO) generation</topic><topic>millimeter waves (mm-waves)</topic><topic>Phase locked loops</topic><topic>Power demand</topic><topic>Power generation</topic><topic>Power system harmonics</topic><topic>sextupler</topic><topic>tripler</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Pirbazari, Mahmoud M.</creatorcontrib><creatorcontrib>Mazzanti, Andrea</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE/IET Electronic Library</collection><collection>CrossRef</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Pirbazari, Mahmoud M.</au><au>Mazzanti, Andrea</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>E-Band Frequency Sextupler With &gt;35 dB Harmonics Rejection Over 20 GHz Bandwidth in 55 nm BiCMOS</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>2022-07</date><risdate>2022</risdate><volume>57</volume><issue>7</issue><spage>2155</spage><epage>2166</epage><pages>2155-2166</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract><![CDATA[A frequency multiplier by six (sextupler) for local oscillation (LO) generation in <inline-formula> <tex-math notation="LaTeX">E </tex-math></inline-formula>-band is presented. It comprises a tripler, a doubler, and an output buffer. A detailed analysis is proposed to discuss the optimal order of the multiplication stages to minimize the unwanted harmonics of the input. Moreover, novel circuit topologies for the tripler and doubler are introduced. The tripler core is devised to reproduce the transcharacteristic of a third-order polynomial that ideally generates only the third harmonic of a sinusoidal input signal. By leveraging an envelope detector for adaptive biasing, the circuit maintains excellent suppression of the driving signal and unwanted harmonics over wide variations of the input power. The proposed topology improves output signal purity and current conversion efficiency against classical triplers based on the transistors biased in class C. The cascaded frequency doubler is based on a novel push-push configuration that provides a differential output and excellent odd-order harmonic rejection due to an enhanced robustness to amplitude and phase unbalances of the driving signal. The sextupler is fabricated in a 55-nm SiGe-BiCMOS technology. Driven with a 0-dBm input signal and consuming 63.1 mW of dc power, it delivers <inline-formula> <tex-math notation="LaTeX">P_{\mathrm {out}} </tex-math></inline-formula> up to 5.6 dBm at 72 GHz. <inline-formula> <tex-math notation="LaTeX">P_{\mathrm {out}} </tex-math></inline-formula> is above 0 dBm over 20-GHz bandwidth (BW), while undesired harmonics of the input are suppressed by more than 35 dB. Compared to previously reported millimeter-wave frequency multipliers, the sextupler demonstrates improved harmonic rejection, conversion gain, and efficiency, without compromising the operation BW and output power.]]></abstract><pub>IEEE</pub><doi>10.1109/JSSC.2022.3146730</doi><tpages>12</tpages><orcidid>https://orcid.org/0000-0002-0278-1942</orcidid><orcidid>https://orcid.org/0000-0003-3960-9748</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0018-9200
ispartof IEEE journal of solid-state circuits, 2022-07, Vol.57 (7), p.2155-2166
issn 0018-9200
1558-173X
language eng
recordid cdi_crossref_primary_10_1109_JSSC_2022_3146730
source IEEE Electronic Library (IEL) Journals
subjects BiCMOS
BiCMOS integrated circuits
doubler
Frequency conversion
frequency multiplier
Harmonic analysis
local oscillation (LO) generation
millimeter waves (mm-waves)
Phase locked loops
Power demand
Power generation
Power system harmonics
sextupler
tripler
title E-Band Frequency Sextupler With >35 dB Harmonics Rejection Over 20 GHz Bandwidth in 55 nm BiCMOS
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T00%3A52%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=E-Band%20Frequency%20Sextupler%20With%20%3E35%20dB%20Harmonics%20Rejection%20Over%2020%20GHz%20Bandwidth%20in%2055%20nm%20BiCMOS&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Pirbazari,%20Mahmoud%20M.&rft.date=2022-07&rft.volume=57&rft.issue=7&rft.spage=2155&rft.epage=2166&rft.pages=2155-2166&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/JSSC.2022.3146730&rft_dat=%3Ccrossref_ieee_%3E10_1109_JSSC_2022_3146730%3C/crossref_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c265t-2b9bfd9775fa8979e16b90eb984ef41228881f1b4ceef7bcff9e532766a0b2ff3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=9708720&rfr_iscdi=true