A 3-nm FinFET 27.6-Mbit/mm 2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 2024-04, Vol.59 (4), p.1225-1234
Main Authors: Aoyagi, Yumito, Nii, Koji, Yabuuchi, Makoto, Tanaka, Tomotaka, Ishii, Yuichiro, Osada, Yoshiaki, Nakazato, Takaaki, Wang, Isabel, Hsu, Yu-Hao, Cheng, Hong-Chen, Liao, Hung-Jen, Chang, Tsung-Yung Jonathan
Format: Article
Language:English
Citations: Items that this one cites
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites cdi_FETCH-crossref_primary_10_1109_JSSC_2024_33554473
container_end_page 1234
container_issue 4
container_start_page 1225
container_title IEEE journal of solid-state circuits
container_volume 59
creator Aoyagi, Yumito
Nii, Koji
Yabuuchi, Makoto
Tanaka, Tomotaka
Ishii, Yuichiro
Osada, Yoshiaki
Nakazato, Takaaki
Wang, Isabel
Hsu, Yu-Hao
Cheng, Hong-Chen
Liao, Hung-Jen
Chang, Tsung-Yung Jonathan
description
doi_str_mv 10.1109/JSSC.2024.3355447
format article
fullrecord <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_1109_JSSC_2024_3355447</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1109_JSSC_2024_3355447</sourcerecordid><originalsourceid>FETCH-crossref_primary_10_1109_JSSC_2024_33554473</originalsourceid><addsrcrecordid>eNqdj0tqwzAURUVpoe5nAZ29DUjRz7EzTI1NCYSG2DSdCSVREjW2EmRNOuu04-6wK6kMWUFHj3suF95B6IlRwhidjGZ1XRBOuSRCpKmU2RVKWJrmmGXi_RollLIcTzilt-iu7z9ilDJnCfqegsCug8q6qmyAZ2SM52sbRl0HHGrr9q3Bi5MPMG6gXk7nUDq9biMHSmT--_XDCIc3WNmtgdez8ToM3VK7vYkwHKDSHpduCwtvcHHQPnId48roI362ARqvN8e4eUA3O9325vFy7xGLHxUveONPfe_NTp297bT_VIyqwVkNzmpwVhdn8Z_NH6QNW4Y</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>A 3-nm FinFET 27.6-Mbit/mm 2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Aoyagi, Yumito ; Nii, Koji ; Yabuuchi, Makoto ; Tanaka, Tomotaka ; Ishii, Yuichiro ; Osada, Yoshiaki ; Nakazato, Takaaki ; Wang, Isabel ; Hsu, Yu-Hao ; Cheng, Hong-Chen ; Liao, Hung-Jen ; Chang, Tsung-Yung Jonathan</creator><creatorcontrib>Aoyagi, Yumito ; Nii, Koji ; Yabuuchi, Makoto ; Tanaka, Tomotaka ; Ishii, Yuichiro ; Osada, Yoshiaki ; Nakazato, Takaaki ; Wang, Isabel ; Hsu, Yu-Hao ; Cheng, Hong-Chen ; Liao, Hung-Jen ; Chang, Tsung-Yung Jonathan</creatorcontrib><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/JSSC.2024.3355447</identifier><language>eng</language><ispartof>IEEE journal of solid-state circuits, 2024-04, Vol.59 (4), p.1225-1234</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-crossref_primary_10_1109_JSSC_2024_33554473</cites><orcidid>0009-0001-2796-4243 ; 0000-0002-9986-5308 ; 0009-0000-6406-1601 ; 0009-0009-0000-227X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Aoyagi, Yumito</creatorcontrib><creatorcontrib>Nii, Koji</creatorcontrib><creatorcontrib>Yabuuchi, Makoto</creatorcontrib><creatorcontrib>Tanaka, Tomotaka</creatorcontrib><creatorcontrib>Ishii, Yuichiro</creatorcontrib><creatorcontrib>Osada, Yoshiaki</creatorcontrib><creatorcontrib>Nakazato, Takaaki</creatorcontrib><creatorcontrib>Wang, Isabel</creatorcontrib><creatorcontrib>Hsu, Yu-Hao</creatorcontrib><creatorcontrib>Cheng, Hong-Chen</creatorcontrib><creatorcontrib>Liao, Hung-Jen</creatorcontrib><creatorcontrib>Chang, Tsung-Yung Jonathan</creatorcontrib><title>A 3-nm FinFET 27.6-Mbit/mm 2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking</title><title>IEEE journal of solid-state circuits</title><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><recordid>eNqdj0tqwzAURUVpoe5nAZ29DUjRz7EzTI1NCYSG2DSdCSVREjW2EmRNOuu04-6wK6kMWUFHj3suF95B6IlRwhidjGZ1XRBOuSRCpKmU2RVKWJrmmGXi_RollLIcTzilt-iu7z9ilDJnCfqegsCug8q6qmyAZ2SM52sbRl0HHGrr9q3Bi5MPMG6gXk7nUDq9biMHSmT--_XDCIc3WNmtgdez8ToM3VK7vYkwHKDSHpduCwtvcHHQPnId48roI362ARqvN8e4eUA3O9325vFy7xGLHxUveONPfe_NTp297bT_VIyqwVkNzmpwVhdn8Z_NH6QNW4Y</recordid><startdate>202404</startdate><enddate>202404</enddate><creator>Aoyagi, Yumito</creator><creator>Nii, Koji</creator><creator>Yabuuchi, Makoto</creator><creator>Tanaka, Tomotaka</creator><creator>Ishii, Yuichiro</creator><creator>Osada, Yoshiaki</creator><creator>Nakazato, Takaaki</creator><creator>Wang, Isabel</creator><creator>Hsu, Yu-Hao</creator><creator>Cheng, Hong-Chen</creator><creator>Liao, Hung-Jen</creator><creator>Chang, Tsung-Yung Jonathan</creator><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0009-0001-2796-4243</orcidid><orcidid>https://orcid.org/0000-0002-9986-5308</orcidid><orcidid>https://orcid.org/0009-0000-6406-1601</orcidid><orcidid>https://orcid.org/0009-0009-0000-227X</orcidid></search><sort><creationdate>202404</creationdate><title>A 3-nm FinFET 27.6-Mbit/mm 2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking</title><author>Aoyagi, Yumito ; Nii, Koji ; Yabuuchi, Makoto ; Tanaka, Tomotaka ; Ishii, Yuichiro ; Osada, Yoshiaki ; Nakazato, Takaaki ; Wang, Isabel ; Hsu, Yu-Hao ; Cheng, Hong-Chen ; Liao, Hung-Jen ; Chang, Tsung-Yung Jonathan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-crossref_primary_10_1109_JSSC_2024_33554473</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Aoyagi, Yumito</creatorcontrib><creatorcontrib>Nii, Koji</creatorcontrib><creatorcontrib>Yabuuchi, Makoto</creatorcontrib><creatorcontrib>Tanaka, Tomotaka</creatorcontrib><creatorcontrib>Ishii, Yuichiro</creatorcontrib><creatorcontrib>Osada, Yoshiaki</creatorcontrib><creatorcontrib>Nakazato, Takaaki</creatorcontrib><creatorcontrib>Wang, Isabel</creatorcontrib><creatorcontrib>Hsu, Yu-Hao</creatorcontrib><creatorcontrib>Cheng, Hong-Chen</creatorcontrib><creatorcontrib>Liao, Hung-Jen</creatorcontrib><creatorcontrib>Chang, Tsung-Yung Jonathan</creatorcontrib><collection>CrossRef</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Aoyagi, Yumito</au><au>Nii, Koji</au><au>Yabuuchi, Makoto</au><au>Tanaka, Tomotaka</au><au>Ishii, Yuichiro</au><au>Osada, Yoshiaki</au><au>Nakazato, Takaaki</au><au>Wang, Isabel</au><au>Hsu, Yu-Hao</au><au>Cheng, Hong-Chen</au><au>Liao, Hung-Jen</au><au>Chang, Tsung-Yung Jonathan</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 3-nm FinFET 27.6-Mbit/mm 2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><date>2024-04</date><risdate>2024</risdate><volume>59</volume><issue>4</issue><spage>1225</spage><epage>1234</epage><pages>1225-1234</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><doi>10.1109/JSSC.2024.3355447</doi><orcidid>https://orcid.org/0009-0001-2796-4243</orcidid><orcidid>https://orcid.org/0000-0002-9986-5308</orcidid><orcidid>https://orcid.org/0009-0000-6406-1601</orcidid><orcidid>https://orcid.org/0009-0009-0000-227X</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0018-9200
ispartof IEEE journal of solid-state circuits, 2024-04, Vol.59 (4), p.1225-1234
issn 0018-9200
1558-173X
language eng
recordid cdi_crossref_primary_10_1109_JSSC_2024_3355447
source IEEE Electronic Library (IEL) Journals
title A 3-nm FinFET 27.6-Mbit/mm 2 Single-Port 6T SRAM Enabling 0.48–1.2 V Wide Operating Range With Far-End Pre-Charge and Weak-Bit Tracking
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T06%3A43%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%203-nm%20FinFET%2027.6-Mbit/mm%202%20Single-Port%206T%20SRAM%20Enabling%200.48%E2%80%931.2%20V%20Wide%20Operating%20Range%20With%20Far-End%20Pre-Charge%20and%20Weak-Bit%20Tracking&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Aoyagi,%20Yumito&rft.date=2024-04&rft.volume=59&rft.issue=4&rft.spage=1225&rft.epage=1234&rft.pages=1225-1234&rft.issn=0018-9200&rft.eissn=1558-173X&rft_id=info:doi/10.1109/JSSC.2024.3355447&rft_dat=%3Ccrossref%3E10_1109_JSSC_2024_3355447%3C/crossref%3E%3Cgrp_id%3Ecdi_FETCH-crossref_primary_10_1109_JSSC_2024_33554473%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true