Exploiting Internal Parallelism of Flash-based SSDs

For the last few years, the major driving force behind the rapid performance improvement of SSDs has been the increment of parallel bus channels between a flash controller and flash memory packages inside the solid-state drives (SSDs). However, there are other internal parallelisms inside SSDs yet t...

Full description

Saved in:
Bibliographic Details
Published in:IEEE computer architecture letters 2010-01, Vol.9 (1), p.9-12
Main Authors: Park, Seon-yeong, Seo, Euiseong, Shin, Ji-Yong, Maeng, Seungryoul, Lee, Joonwon
Format: Article
Language:English
Subjects:
Channels
Computer simulation
Delay
Drives
Dynamics
Flash memory
Flash memory (computers)
Force control
Hard disks
Hardware
Input/Output Devices
Packages
Packaging
Parallel systems
Performance enhancement
Pipeline processing
Secondary storage
Simulation
Solid state circuits
Space technology
Storage Management
Throughput
Workload
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:For the last few years, the major driving force behind the rapid performance improvement of SSDs has been the increment of parallel bus channels between a flash controller and flash memory packages inside the solid-state drives (SSDs). However, there are other internal parallelisms inside SSDs yet to be explored. In order to improve performance further by utilizing the parallelism, this paper suggests request rescheduling and dynamic write request mapping. Simulation results with real workloads have shown that the suggested schemes improve the performance of the SSDs by up to 15% without any additional hardware support.
ISSN:1556-6056
1556-6064
DOI:10.1109/L-CA.2010.3