Loading…

Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design

Rapidly increasing demands for memory capacity and severe technical scaling challenges of conventional memory technologies motivated recent investments on next-generation nonvolatile memory technologies. As a promising candidate, spin-transfer torque random access memory (STT-RAM) has demonstrated m...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on computer-aided design of integrated circuits and systems 2017-07, Vol.36 (7), p.1181-1192
Main Authors: Zhang, Yaojun, Yan, Bonan, Wang, Xiaobin, Chen, Yiran
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c265t-c911684696cd040e40fefc7feb808b3e6a690cd04abfd602a464aca2cf2edb7a3
cites cdi_FETCH-LOGICAL-c265t-c911684696cd040e40fefc7feb808b3e6a690cd04abfd602a464aca2cf2edb7a3
container_end_page 1192
container_issue 7
container_start_page 1181
container_title IEEE transactions on computer-aided design of integrated circuits and systems
container_volume 36
creator Zhang, Yaojun
Yan, Bonan
Wang, Xiaobin
Chen, Yiran
description Rapidly increasing demands for memory capacity and severe technical scaling challenges of conventional memory technologies motivated recent investments on next-generation nonvolatile memory technologies. As a promising candidate, spin-transfer torque random access memory (STT-RAM) has demonstrated many attractive properties, such as nanosecond access time, high integration density, nonvolatility, and excellent CMOS integration compatibility. However, similar to all other nano-devices, the performance and reliability of STT-RAM cells are greatly affected by process variations, device operating uncertainties, and environmental fluctuations. As a result, the read and write operations of STT-RAM demonstrate some variabilities and errors. In this paper, we systematically analyze the impacts of CMOS and magnetic tunneling junction (MTJ) process variations, MTJ resistance switching randomness that are induced by intrinsic thermal fluctuations, and working temperature changes on STT-RAM cell designs. The STT-RAM cell reliability issues in both read and write operations are first investigated. A combined circuit and magnetic simulation platform is then established to quantitatively study the persistent and nonpersistent errors in STT-RAM cell operations. Our analysis proved the importance of a full statistical design method in STT-RAM designs for design pessimism minimization.
doi_str_mv 10.1109/TCAD.2016.2619484
format article
fullrecord <record><control><sourceid>crossref_ieee_</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCAD_2016_2619484</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7600421</ieee_id><sourcerecordid>10_1109_TCAD_2016_2619484</sourcerecordid><originalsourceid>FETCH-LOGICAL-c265t-c911684696cd040e40fefc7feb808b3e6a690cd04abfd602a464aca2cf2edb7a3</originalsourceid><addsrcrecordid>eNpFkN9KwzAUxoMoWKcPIN70BTrPSbO0uRzdnMJ0ovW6pOmJRLq2JL3Rp3dlQ68--P5d_Bi7RZgjgrovi-VqzgHlnEtUIhdnLEKVZonABZ6zCHiWJwAZXLKrEL4AUCy4itjmlXxwYaRujHXXxC99N_w7a-97H--G0e3djx5d38X2YLyXZfK2fI4Latt4RcF9dtfswuo20M1JZ-zjYV0Wj8l2t3kqltvEcLkYE6MQZS6kkqYBASTAkjWZpTqHvE5JaqlginRtGwlcCym00dxYTk2d6XTG8PhrfB-CJ1sN3u21_64QqolENZGoJhLVicRhc3fcOCL662cSQHBMfwFHd1rN</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design</title><source>IEEE Xplore (Online service)</source><creator>Zhang, Yaojun ; Yan, Bonan ; Wang, Xiaobin ; Chen, Yiran</creator><creatorcontrib>Zhang, Yaojun ; Yan, Bonan ; Wang, Xiaobin ; Chen, Yiran</creatorcontrib><description>Rapidly increasing demands for memory capacity and severe technical scaling challenges of conventional memory technologies motivated recent investments on next-generation nonvolatile memory technologies. As a promising candidate, spin-transfer torque random access memory (STT-RAM) has demonstrated many attractive properties, such as nanosecond access time, high integration density, nonvolatility, and excellent CMOS integration compatibility. However, similar to all other nano-devices, the performance and reliability of STT-RAM cells are greatly affected by process variations, device operating uncertainties, and environmental fluctuations. As a result, the read and write operations of STT-RAM demonstrate some variabilities and errors. In this paper, we systematically analyze the impacts of CMOS and magnetic tunneling junction (MTJ) process variations, MTJ resistance switching randomness that are induced by intrinsic thermal fluctuations, and working temperature changes on STT-RAM cell designs. The STT-RAM cell reliability issues in both read and write operations are first investigated. A combined circuit and magnetic simulation platform is then established to quantitatively study the persistent and nonpersistent errors in STT-RAM cell operations. Our analysis proved the importance of a full statistical design method in STT-RAM designs for design pessimism minimization.</description><identifier>ISSN: 0278-0070</identifier><identifier>EISSN: 1937-4151</identifier><identifier>DOI: 10.1109/TCAD.2016.2619484</identifier><identifier>CODEN: ITCSDI</identifier><language>eng</language><publisher>IEEE</publisher><subject>Magnetic tunneling ; MOSFET ; Process variation ; Random access memory ; reliability ; Resistance ; spin-transfer torque random access memory (STT-RAM) ; Switches ; thermal fluctuation ; Thermal stability</subject><ispartof>IEEE transactions on computer-aided design of integrated circuits and systems, 2017-07, Vol.36 (7), p.1181-1192</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c265t-c911684696cd040e40fefc7feb808b3e6a690cd04abfd602a464aca2cf2edb7a3</citedby><cites>FETCH-LOGICAL-c265t-c911684696cd040e40fefc7feb808b3e6a690cd04abfd602a464aca2cf2edb7a3</cites><orcidid>0000-0002-0125-2221</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7600421$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Zhang, Yaojun</creatorcontrib><creatorcontrib>Yan, Bonan</creatorcontrib><creatorcontrib>Wang, Xiaobin</creatorcontrib><creatorcontrib>Chen, Yiran</creatorcontrib><title>Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design</title><title>IEEE transactions on computer-aided design of integrated circuits and systems</title><addtitle>TCAD</addtitle><description>Rapidly increasing demands for memory capacity and severe technical scaling challenges of conventional memory technologies motivated recent investments on next-generation nonvolatile memory technologies. As a promising candidate, spin-transfer torque random access memory (STT-RAM) has demonstrated many attractive properties, such as nanosecond access time, high integration density, nonvolatility, and excellent CMOS integration compatibility. However, similar to all other nano-devices, the performance and reliability of STT-RAM cells are greatly affected by process variations, device operating uncertainties, and environmental fluctuations. As a result, the read and write operations of STT-RAM demonstrate some variabilities and errors. In this paper, we systematically analyze the impacts of CMOS and magnetic tunneling junction (MTJ) process variations, MTJ resistance switching randomness that are induced by intrinsic thermal fluctuations, and working temperature changes on STT-RAM cell designs. The STT-RAM cell reliability issues in both read and write operations are first investigated. A combined circuit and magnetic simulation platform is then established to quantitatively study the persistent and nonpersistent errors in STT-RAM cell operations. Our analysis proved the importance of a full statistical design method in STT-RAM designs for design pessimism minimization.</description><subject>Magnetic tunneling</subject><subject>MOSFET</subject><subject>Process variation</subject><subject>Random access memory</subject><subject>reliability</subject><subject>Resistance</subject><subject>spin-transfer torque random access memory (STT-RAM)</subject><subject>Switches</subject><subject>thermal fluctuation</subject><subject>Thermal stability</subject><issn>0278-0070</issn><issn>1937-4151</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2017</creationdate><recordtype>article</recordtype><recordid>eNpFkN9KwzAUxoMoWKcPIN70BTrPSbO0uRzdnMJ0ovW6pOmJRLq2JL3Rp3dlQ68--P5d_Bi7RZgjgrovi-VqzgHlnEtUIhdnLEKVZonABZ6zCHiWJwAZXLKrEL4AUCy4itjmlXxwYaRujHXXxC99N_w7a-97H--G0e3djx5d38X2YLyXZfK2fI4Latt4RcF9dtfswuo20M1JZ-zjYV0Wj8l2t3kqltvEcLkYE6MQZS6kkqYBASTAkjWZpTqHvE5JaqlginRtGwlcCym00dxYTk2d6XTG8PhrfB-CJ1sN3u21_64QqolENZGoJhLVicRhc3fcOCL662cSQHBMfwFHd1rN</recordid><startdate>201707</startdate><enddate>201707</enddate><creator>Zhang, Yaojun</creator><creator>Yan, Bonan</creator><creator>Wang, Xiaobin</creator><creator>Chen, Yiran</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0002-0125-2221</orcidid></search><sort><creationdate>201707</creationdate><title>Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design</title><author>Zhang, Yaojun ; Yan, Bonan ; Wang, Xiaobin ; Chen, Yiran</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c265t-c911684696cd040e40fefc7feb808b3e6a690cd04abfd602a464aca2cf2edb7a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2017</creationdate><topic>Magnetic tunneling</topic><topic>MOSFET</topic><topic>Process variation</topic><topic>Random access memory</topic><topic>reliability</topic><topic>Resistance</topic><topic>spin-transfer torque random access memory (STT-RAM)</topic><topic>Switches</topic><topic>thermal fluctuation</topic><topic>Thermal stability</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Zhang, Yaojun</creatorcontrib><creatorcontrib>Yan, Bonan</creatorcontrib><creatorcontrib>Wang, Xiaobin</creatorcontrib><creatorcontrib>Chen, Yiran</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library Online</collection><collection>CrossRef</collection><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Zhang, Yaojun</au><au>Yan, Bonan</au><au>Wang, Xiaobin</au><au>Chen, Yiran</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design</atitle><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle><stitle>TCAD</stitle><date>2017-07</date><risdate>2017</risdate><volume>36</volume><issue>7</issue><spage>1181</spage><epage>1192</epage><pages>1181-1192</pages><issn>0278-0070</issn><eissn>1937-4151</eissn><coden>ITCSDI</coden><abstract>Rapidly increasing demands for memory capacity and severe technical scaling challenges of conventional memory technologies motivated recent investments on next-generation nonvolatile memory technologies. As a promising candidate, spin-transfer torque random access memory (STT-RAM) has demonstrated many attractive properties, such as nanosecond access time, high integration density, nonvolatility, and excellent CMOS integration compatibility. However, similar to all other nano-devices, the performance and reliability of STT-RAM cells are greatly affected by process variations, device operating uncertainties, and environmental fluctuations. As a result, the read and write operations of STT-RAM demonstrate some variabilities and errors. In this paper, we systematically analyze the impacts of CMOS and magnetic tunneling junction (MTJ) process variations, MTJ resistance switching randomness that are induced by intrinsic thermal fluctuations, and working temperature changes on STT-RAM cell designs. The STT-RAM cell reliability issues in both read and write operations are first investigated. A combined circuit and magnetic simulation platform is then established to quantitatively study the persistent and nonpersistent errors in STT-RAM cell operations. Our analysis proved the importance of a full statistical design method in STT-RAM designs for design pessimism minimization.</abstract><pub>IEEE</pub><doi>10.1109/TCAD.2016.2619484</doi><tpages>12</tpages><orcidid>https://orcid.org/0000-0002-0125-2221</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0278-0070
ispartof IEEE transactions on computer-aided design of integrated circuits and systems, 2017-07, Vol.36 (7), p.1181-1192
issn 0278-0070
1937-4151
language eng
recordid cdi_crossref_primary_10_1109_TCAD_2016_2619484
source IEEE Xplore (Online service)
subjects Magnetic tunneling
MOSFET
Process variation
Random access memory
reliability
Resistance
spin-transfer torque random access memory (STT-RAM)
Switches
thermal fluctuation
Thermal stability
title Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T19%3A45%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Persistent%20and%20Nonpersistent%20Error%20Optimization%20for%20STT-RAM%20Cell%20Design&rft.jtitle=IEEE%20transactions%20on%20computer-aided%20design%20of%20integrated%20circuits%20and%20systems&rft.au=Zhang,%20Yaojun&rft.date=2017-07&rft.volume=36&rft.issue=7&rft.spage=1181&rft.epage=1192&rft.pages=1181-1192&rft.issn=0278-0070&rft.eissn=1937-4151&rft.coden=ITCSDI&rft_id=info:doi/10.1109/TCAD.2016.2619484&rft_dat=%3Ccrossref_ieee_%3E10_1109_TCAD_2016_2619484%3C/crossref_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c265t-c911684696cd040e40fefc7feb808b3e6a690cd04abfd602a464aca2cf2edb7a3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7600421&rfr_iscdi=true