Development of Large Die Fine-Pitch Cu/Low- k FCBGA Package With Through Silicon via (TSV) Interposer

• Published in: IEEE transactions on components, packaging, and manufacturing technology (2011) packaging, and manufacturing technology (2011), 2011-05, Vol.1 (5), p.660-672
• Main Authors: Tai Chong Chai, Xiaowu Zhang, Lau, J H, Selvanayagam, C S, Damaruganath, P, Hoe, Y Y G, Yue Ying Ong, Rao, V S, Wai, E, Hong Yu Li, Liao, E B, Ranganathan, N, Vaidyanathan, K, Shiguo Liu, Jiangyan Sun, Ravi, M, Vath, C J, Tsutsumi, Y
• Format: Article
• Language: English
• Subjects: Applied sciences; Copper; Cu/low- k chip; Design. Technologies. Operation analysis. Testing; Electronics; Exact sciences and technology; Integrated circuits; mechanical modeling; Microelectronic fabrication (materials and surfaces technology); packaging assembly; Reliability; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices; Silicon; Soldering; Stress; Substrates; thermal modeling; through silicon via interposer; Through-silicon vias; wafer fabrication
• ISSN: 2156-3950; 2156-3985
• DOI: 10.1109/TCPMT.2010.2101911

The continuous push for smaller bump pitch interconnection in line with smaller Cu/low- k technology nodes demands the substrate technology to support finer interconnection. However, the conventional organic buildup substrate is facing a bottleneck in fine-pitch wiring due to its technology limitation, and the cost of fabricating finer pitch organic substrate is higher. To address these needs, Si interposer with through silicon via (TSV) has emerged as a good solution to provide high wiring density interconnection, and at the same time to minimize coefficient of thermal expansion mismatch to the Cu/low- k chip that is vulnerable to thermal-mechanical stress and improve electrical performance due to shorter interconnection from the chip to the substrate. This paper presents the development of TSV interposer technology for a 21 × 21 mm Cu/low- k test chip on flip chip ball grid array (FCBGA) package. The Cu/low- k chip is a 65-nm nine-metal layer chip with 150-μm SnAg bump pitch of total 11 000 I/O, with via chain and daisy chain for interconnect integrity monitoring and reliability testing. The TSV interposer size is 25 × 25 × 0.3 mm with CuNiAu as under bump metallization on the top side and SnAgCu bumps on the underside. The conventional bismaleimide triazine substrate size is 45 × 45 mm with BGA pad pitch of 1 mm and core thickness of 0.8 mm. Mechanical and thermal modeling and simulation for the FCBGA package with TSV interposer have been performed. TSV interposer fabrication processes and assembly process of the large die mounted on TSV interposer with Pb-free solder bumps and underfill have been set up. The FCBGA samples have passed moisture sensitivity test and thermal cycling reliability testing without failures in underfill delamination and daisy chain resistance measurements.