Loading…
Multiplication by Rational Constants
Multiplications by simple rational constants often appear in fixed- or floating-point application code, for instance, in the form of division by an integer constant. The hardware implementation of such operations is of practical interest to reconfigurable computing. It is well known that the binary...
Saved in:
Published in: | IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2012-02, Vol.59 (2), p.98-102 |
---|---|
Main Author: | |
Format: | Article |
Language: | English |
Subjects: | |
Citations: | Items that this one cites Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | cdi_FETCH-LOGICAL-c311t-5b971d24a1acb502cca2cccc94f2994088425831b65abf60d208c009a15175f13 |
---|---|
cites | cdi_FETCH-LOGICAL-c311t-5b971d24a1acb502cca2cccc94f2994088425831b65abf60d208c009a15175f13 |
container_end_page | 102 |
container_issue | 2 |
container_start_page | 98 |
container_title | IEEE transactions on circuits and systems. II, Express briefs |
container_volume | 59 |
creator | de Dinechin, F. |
description | Multiplications by simple rational constants often appear in fixed- or floating-point application code, for instance, in the form of division by an integer constant. The hardware implementation of such operations is of practical interest to reconfigurable computing. It is well known that the binary representation of rational constants is eventually periodic. This brief shows how this feature can be exploited to implement multiplication by a rational constant in a number of additions that is logarithmic in the precision. An open-source implementation of these techniques is provided and is shown to be practically relevant for constants with small numerators and denominators, where it provides improvements of 20% to 40% in area with respect to the state of the art. It is also shown that, for such constants, the additional cost for a correctly rounded result is very small and that correct rounding very often comes for free in practice. |
doi_str_mv | 10.1109/TCSII.2011.2177706 |
format | article |
fullrecord | <record><control><sourceid>crossref_ieee_</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCSII_2011_2177706</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6126071</ieee_id><sourcerecordid>10_1109_TCSII_2011_2177706</sourcerecordid><originalsourceid>FETCH-LOGICAL-c311t-5b971d24a1acb502cca2cccc94f2994088425831b65abf60d208c009a15175f13</originalsourceid><addsrcrecordid>eNo9j0tLw0AUhQdRsFb_gG6ycJt47533UoKPQEXQuh4m0wQiMSmZcdF_b9MWF4dzNt-Bj7FbhAIR7MO6_KyqggCxINRagzpjC5TS5FxbPJ-3sLnWQl-yqxi_AcgCpwW7f_vtU7ftu-BTNw5Zvcs-Dsv3WTkOMfkhxWt20fo-NjenXrKv56d1-Zqv3l-q8nGVB46YcllbjRsSHn2oJVAIfp8QrGjJWgHGCJKGY62kr1sFGwITAKxHiVq2yJeMjr9hGmOcmtZtp-7HTzuH4GZPd_B0s6c7ee6huyPUNU3zDygkBRr5HyoSTcY</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Multiplication by Rational Constants</title><source>IEEE Electronic Library (IEL) Journals</source><creator>de Dinechin, F.</creator><creatorcontrib>de Dinechin, F.</creatorcontrib><description>Multiplications by simple rational constants often appear in fixed- or floating-point application code, for instance, in the form of division by an integer constant. The hardware implementation of such operations is of practical interest to reconfigurable computing. It is well known that the binary representation of rational constants is eventually periodic. This brief shows how this feature can be exploited to implement multiplication by a rational constant in a number of additions that is logarithmic in the precision. An open-source implementation of these techniques is provided and is shown to be practically relevant for constants with small numerators and denominators, where it provides improvements of 20% to 40% in area with respect to the state of the art. It is also shown that, for such constants, the additional cost for a correctly rounded result is very small and that correct rounding very often comes for free in practice.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2011.2177706</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adders ; Field programmable gate arrays ; Floating-point ; Generators ; Hardware ; multiplication by a constant ; Optimization ; rational number ; reconfigurable computing ; Table lookup</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2012-02, Vol.59 (2), p.98-102</ispartof><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c311t-5b971d24a1acb502cca2cccc94f2994088425831b65abf60d208c009a15175f13</citedby><cites>FETCH-LOGICAL-c311t-5b971d24a1acb502cca2cccc94f2994088425831b65abf60d208c009a15175f13</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6126071$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>de Dinechin, F.</creatorcontrib><title>Multiplication by Rational Constants</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>Multiplications by simple rational constants often appear in fixed- or floating-point application code, for instance, in the form of division by an integer constant. The hardware implementation of such operations is of practical interest to reconfigurable computing. It is well known that the binary representation of rational constants is eventually periodic. This brief shows how this feature can be exploited to implement multiplication by a rational constant in a number of additions that is logarithmic in the precision. An open-source implementation of these techniques is provided and is shown to be practically relevant for constants with small numerators and denominators, where it provides improvements of 20% to 40% in area with respect to the state of the art. It is also shown that, for such constants, the additional cost for a correctly rounded result is very small and that correct rounding very often comes for free in practice.</description><subject>Adders</subject><subject>Field programmable gate arrays</subject><subject>Floating-point</subject><subject>Generators</subject><subject>Hardware</subject><subject>multiplication by a constant</subject><subject>Optimization</subject><subject>rational number</subject><subject>reconfigurable computing</subject><subject>Table lookup</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNo9j0tLw0AUhQdRsFb_gG6ycJt47533UoKPQEXQuh4m0wQiMSmZcdF_b9MWF4dzNt-Bj7FbhAIR7MO6_KyqggCxINRagzpjC5TS5FxbPJ-3sLnWQl-yqxi_AcgCpwW7f_vtU7ftu-BTNw5Zvcs-Dsv3WTkOMfkhxWt20fo-NjenXrKv56d1-Zqv3l-q8nGVB46YcllbjRsSHn2oJVAIfp8QrGjJWgHGCJKGY62kr1sFGwITAKxHiVq2yJeMjr9hGmOcmtZtp-7HTzuH4GZPd_B0s6c7ee6huyPUNU3zDygkBRr5HyoSTcY</recordid><startdate>20120201</startdate><enddate>20120201</enddate><creator>de Dinechin, F.</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20120201</creationdate><title>Multiplication by Rational Constants</title><author>de Dinechin, F.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c311t-5b971d24a1acb502cca2cccc94f2994088425831b65abf60d208c009a15175f13</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Adders</topic><topic>Field programmable gate arrays</topic><topic>Floating-point</topic><topic>Generators</topic><topic>Hardware</topic><topic>multiplication by a constant</topic><topic>Optimization</topic><topic>rational number</topic><topic>reconfigurable computing</topic><topic>Table lookup</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>de Dinechin, F.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005–Present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Xplore</collection><collection>CrossRef</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>de Dinechin, F.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Multiplication by Rational Constants</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2012-02-01</date><risdate>2012</risdate><volume>59</volume><issue>2</issue><spage>98</spage><epage>102</epage><pages>98-102</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>Multiplications by simple rational constants often appear in fixed- or floating-point application code, for instance, in the form of division by an integer constant. The hardware implementation of such operations is of practical interest to reconfigurable computing. It is well known that the binary representation of rational constants is eventually periodic. This brief shows how this feature can be exploited to implement multiplication by a rational constant in a number of additions that is logarithmic in the precision. An open-source implementation of these techniques is provided and is shown to be practically relevant for constants with small numerators and denominators, where it provides improvements of 20% to 40% in area with respect to the state of the art. It is also shown that, for such constants, the additional cost for a correctly rounded result is very small and that correct rounding very often comes for free in practice.</abstract><pub>IEEE</pub><doi>10.1109/TCSII.2011.2177706</doi><tpages>5</tpages><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1549-7747 |
ispartof | IEEE transactions on circuits and systems. II, Express briefs, 2012-02, Vol.59 (2), p.98-102 |
issn | 1549-7747 1558-3791 |
language | eng |
recordid | cdi_crossref_primary_10_1109_TCSII_2011_2177706 |
source | IEEE Electronic Library (IEL) Journals |
subjects | Adders Field programmable gate arrays Floating-point Generators Hardware multiplication by a constant Optimization rational number reconfigurable computing Table lookup |
title | Multiplication by Rational Constants |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T22%3A35%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Multiplication%20by%20Rational%20Constants&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=de%20Dinechin,%20F.&rft.date=2012-02-01&rft.volume=59&rft.issue=2&rft.spage=98&rft.epage=102&rft.pages=98-102&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2011.2177706&rft_dat=%3Ccrossref_ieee_%3E10_1109_TCSII_2011_2177706%3C/crossref_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c311t-5b971d24a1acb502cca2cccc94f2994088425831b65abf60d208c009a15175f13%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6126071&rfr_iscdi=true |