1-V CMOS comparator for programmable analog rank-order extractor

A CMOS rail-to-rail comparator operating at low-voltage supply and obtained by using a conventional fabrication process is proposed. Based on the comparator, an analog rank-order extractor with k winner-take-all capability is presented. An experimental chip was fabricated using 0.5 /spl mu/m CMOS te...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. 1, Fundamental theory and applications Fundamental theory and applications, 2003-05, Vol.50 (5), p.673-677
Main Authors: Hung, Yu-Cherng, Liu, Bin-Da
Format: Article
Language:English
Subjects:
Circuits
CMOS technology
Data mining
Delay
Fabrication
Latches
Metastasis
Parasitic capacitance
Preamplifiers
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A CMOS rail-to-rail comparator operating at low-voltage supply and obtained by using a conventional fabrication process is proposed. Based on the comparator, an analog rank-order extractor with k winner-take-all capability is presented. An experimental chip was fabricated using 0.5 /spl mu/m CMOS technology. Measured results at 1-V supply voltage show a comparator response time of 4 /spl mu/s for 10-mV precision and that, within 4 /spl mu/s, the extractor successfully identifies a 100-mV differential voltage among inputs to find a rank order of the input set.
ISSN:1057-7122
1558-1268
DOI:10.1109/TCSI.2003.811025