Loading…

Network-on-Chip Hardware Accelerators for Biological Sequence Alignment

The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially growing sequence databases, computing this operation at a large-scale is becoming expensive. An effective approach to speed...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on computers 2010-01, Vol.59 (1), p.29-41
Main Authors: Sarkar, S., Kulkarni, G.R., Pande, P.P., Kalyanaraman, A.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c253t-d7ecaf5d81d3a57486c77772c2b159489096e2e0c27e5ecaff86a0beabc1fdea3
cites cdi_FETCH-LOGICAL-c253t-d7ecaf5d81d3a57486c77772c2b159489096e2e0c27e5ecaff86a0beabc1fdea3
container_end_page 41
container_issue 1
container_start_page 29
container_title IEEE transactions on computers
container_volume 59
creator Sarkar, S.
Kulkarni, G.R.
Pande, P.P.
Kalyanaraman, A.
description The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially growing sequence databases, computing this operation at a large-scale is becoming expensive. An effective approach to speed up this operation is to integrate a very high number of processing elements in a single chip so that the massive scales of fine-grain parallelism inherent in several bioinformatics applications can be exploited efficiently. Network-on-chip (NoC) is a very efficient method to achieve such large-scale integration. In this work, we propose to bridge the gap between data generation and processing in bioinformatics applications by designing NoC architectures for the sequence alignment operation. Specifically, we 1) propose optimized NoC architectures for different sequence alignment algorithms that were originally designed for distributed memory parallel computers and 2) provide a thorough comparative evaluation of their respective performance and energy dissipation. While accelerators using other hardware architectures such as FPGA, general purpose graphics processing unit (GPU), and the cell broadband engine (CBE) have been previously designed for sequence alignment, the NoC paradigm enables integration of a much larger number of processing elements on a single chip and also offers a higher degree of flexibility in placing them along the die to suit the underlying algorithm. The results show that our NoC-based implementations can provide above 10 2 -10 3 -fold speedup over other hardware accelerators and above 10 4 -fold speedup over traditional CPU architectures. This is significant because it will drastically reduce the time required to perform the millions of alignment operations that are typical in large-scale bioinformatics projects. To the best of our knowledge, this work embodies the first attempt to accelerate a bioinformatics application using NoC.
doi_str_mv 10.1109/TC.2009.133
format article
fullrecord <record><control><sourceid>crossref_ieee_</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TC_2009_133</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5255227</ieee_id><sourcerecordid>10_1109_TC_2009_133</sourcerecordid><originalsourceid>FETCH-LOGICAL-c253t-d7ecaf5d81d3a57486c77772c2b159489096e2e0c27e5ecaff86a0beabc1fdea3</originalsourceid><addsrcrecordid>eNo90DFPwzAQhmELgUQoTIws2ZHD2Y7jeCwRtEgVDITZcpxLCaRxcYIq_j2Jirjllkff8BJyzSBhDPRdWSQcQCdMiBMSMSkV1VpmpyQCYDnVIoVzcjEMHwCQcdARWT3jePDhk_qeFu_tPl7bUB9swHjpHHYY7OjDEDc-xPet7_y2dbaLX_HrG3s3oa7d9jvsx0ty1thuwKu_vyBvjw9lsaabl9VTsdxQx6UYaa3Q2UbWOauFlSrNM6em445XTOo016Az5AiOK5QzbfLMQoW2cqyp0YoFuT3uuuCHIWBj9qHd2fBjGJi5gSkLMzcwU4NJ3xx1i4j_UnIpOVfiF8YWWJg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Network-on-Chip Hardware Accelerators for Biological Sequence Alignment</title><source>IEEE Xplore (Online service)</source><creator>Sarkar, S. ; Kulkarni, G.R. ; Pande, P.P. ; Kalyanaraman, A.</creator><creatorcontrib>Sarkar, S. ; Kulkarni, G.R. ; Pande, P.P. ; Kalyanaraman, A.</creatorcontrib><description>The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially growing sequence databases, computing this operation at a large-scale is becoming expensive. An effective approach to speed up this operation is to integrate a very high number of processing elements in a single chip so that the massive scales of fine-grain parallelism inherent in several bioinformatics applications can be exploited efficiently. Network-on-chip (NoC) is a very efficient method to achieve such large-scale integration. In this work, we propose to bridge the gap between data generation and processing in bioinformatics applications by designing NoC architectures for the sequence alignment operation. Specifically, we 1) propose optimized NoC architectures for different sequence alignment algorithms that were originally designed for distributed memory parallel computers and 2) provide a thorough comparative evaluation of their respective performance and energy dissipation. While accelerators using other hardware architectures such as FPGA, general purpose graphics processing unit (GPU), and the cell broadband engine (CBE) have been previously designed for sequence alignment, the NoC paradigm enables integration of a much larger number of processing elements on a single chip and also offers a higher degree of flexibility in placing them along the die to suit the underlying algorithm. The results show that our NoC-based implementations can provide above 10 2 -10 3 -fold speedup over other hardware accelerators and above 10 4 -fold speedup over traditional CPU architectures. This is significant because it will drastically reduce the time required to perform the millions of alignment operations that are typical in large-scale bioinformatics projects. To the best of our knowledge, this work embodies the first attempt to accelerate a bioinformatics application using NoC.</description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/TC.2009.133</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>IEEE</publisher><subject>Acceleration ; Bioinformatics ; Biology ; Computer architecture ; Data mining ; Decision support systems ; DNA/protein sequence alignment ; Hardware ; hardware acceleration ; Network-on-chip ; on-chip parallelism</subject><ispartof>IEEE transactions on computers, 2010-01, Vol.59 (1), p.29-41</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c253t-d7ecaf5d81d3a57486c77772c2b159489096e2e0c27e5ecaff86a0beabc1fdea3</citedby><cites>FETCH-LOGICAL-c253t-d7ecaf5d81d3a57486c77772c2b159489096e2e0c27e5ecaff86a0beabc1fdea3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5255227$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,777,781,27905,27906,54777</link.rule.ids></links><search><creatorcontrib>Sarkar, S.</creatorcontrib><creatorcontrib>Kulkarni, G.R.</creatorcontrib><creatorcontrib>Pande, P.P.</creatorcontrib><creatorcontrib>Kalyanaraman, A.</creatorcontrib><title>Network-on-Chip Hardware Accelerators for Biological Sequence Alignment</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description>The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially growing sequence databases, computing this operation at a large-scale is becoming expensive. An effective approach to speed up this operation is to integrate a very high number of processing elements in a single chip so that the massive scales of fine-grain parallelism inherent in several bioinformatics applications can be exploited efficiently. Network-on-chip (NoC) is a very efficient method to achieve such large-scale integration. In this work, we propose to bridge the gap between data generation and processing in bioinformatics applications by designing NoC architectures for the sequence alignment operation. Specifically, we 1) propose optimized NoC architectures for different sequence alignment algorithms that were originally designed for distributed memory parallel computers and 2) provide a thorough comparative evaluation of their respective performance and energy dissipation. While accelerators using other hardware architectures such as FPGA, general purpose graphics processing unit (GPU), and the cell broadband engine (CBE) have been previously designed for sequence alignment, the NoC paradigm enables integration of a much larger number of processing elements on a single chip and also offers a higher degree of flexibility in placing them along the die to suit the underlying algorithm. The results show that our NoC-based implementations can provide above 10 2 -10 3 -fold speedup over other hardware accelerators and above 10 4 -fold speedup over traditional CPU architectures. This is significant because it will drastically reduce the time required to perform the millions of alignment operations that are typical in large-scale bioinformatics projects. To the best of our knowledge, this work embodies the first attempt to accelerate a bioinformatics application using NoC.</description><subject>Acceleration</subject><subject>Bioinformatics</subject><subject>Biology</subject><subject>Computer architecture</subject><subject>Data mining</subject><subject>Decision support systems</subject><subject>DNA/protein sequence alignment</subject><subject>Hardware</subject><subject>hardware acceleration</subject><subject>Network-on-chip</subject><subject>on-chip parallelism</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><recordid>eNo90DFPwzAQhmELgUQoTIws2ZHD2Y7jeCwRtEgVDITZcpxLCaRxcYIq_j2Jirjllkff8BJyzSBhDPRdWSQcQCdMiBMSMSkV1VpmpyQCYDnVIoVzcjEMHwCQcdARWT3jePDhk_qeFu_tPl7bUB9swHjpHHYY7OjDEDc-xPet7_y2dbaLX_HrG3s3oa7d9jvsx0ty1thuwKu_vyBvjw9lsaabl9VTsdxQx6UYaa3Q2UbWOauFlSrNM6em445XTOo016Az5AiOK5QzbfLMQoW2cqyp0YoFuT3uuuCHIWBj9qHd2fBjGJi5gSkLMzcwU4NJ3xx1i4j_UnIpOVfiF8YWWJg</recordid><startdate>201001</startdate><enddate>201001</enddate><creator>Sarkar, S.</creator><creator>Kulkarni, G.R.</creator><creator>Pande, P.P.</creator><creator>Kalyanaraman, A.</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>201001</creationdate><title>Network-on-Chip Hardware Accelerators for Biological Sequence Alignment</title><author>Sarkar, S. ; Kulkarni, G.R. ; Pande, P.P. ; Kalyanaraman, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c253t-d7ecaf5d81d3a57486c77772c2b159489096e2e0c27e5ecaff86a0beabc1fdea3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Acceleration</topic><topic>Bioinformatics</topic><topic>Biology</topic><topic>Computer architecture</topic><topic>Data mining</topic><topic>Decision support systems</topic><topic>DNA/protein sequence alignment</topic><topic>Hardware</topic><topic>hardware acceleration</topic><topic>Network-on-chip</topic><topic>on-chip parallelism</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Sarkar, S.</creatorcontrib><creatorcontrib>Kulkarni, G.R.</creatorcontrib><creatorcontrib>Pande, P.P.</creatorcontrib><creatorcontrib>Kalyanaraman, A.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE/IET Electronic Library</collection><collection>CrossRef</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Sarkar, S.</au><au>Kulkarni, G.R.</au><au>Pande, P.P.</au><au>Kalyanaraman, A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Network-on-Chip Hardware Accelerators for Biological Sequence Alignment</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>2010-01</date><risdate>2010</risdate><volume>59</volume><issue>1</issue><spage>29</spage><epage>41</epage><pages>29-41</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract>The most pervasive compute operation carried out in almost all bioinformatics applications is pairwise sequence homology detection (or sequence alignment). Due to exponentially growing sequence databases, computing this operation at a large-scale is becoming expensive. An effective approach to speed up this operation is to integrate a very high number of processing elements in a single chip so that the massive scales of fine-grain parallelism inherent in several bioinformatics applications can be exploited efficiently. Network-on-chip (NoC) is a very efficient method to achieve such large-scale integration. In this work, we propose to bridge the gap between data generation and processing in bioinformatics applications by designing NoC architectures for the sequence alignment operation. Specifically, we 1) propose optimized NoC architectures for different sequence alignment algorithms that were originally designed for distributed memory parallel computers and 2) provide a thorough comparative evaluation of their respective performance and energy dissipation. While accelerators using other hardware architectures such as FPGA, general purpose graphics processing unit (GPU), and the cell broadband engine (CBE) have been previously designed for sequence alignment, the NoC paradigm enables integration of a much larger number of processing elements on a single chip and also offers a higher degree of flexibility in placing them along the die to suit the underlying algorithm. The results show that our NoC-based implementations can provide above 10 2 -10 3 -fold speedup over other hardware accelerators and above 10 4 -fold speedup over traditional CPU architectures. This is significant because it will drastically reduce the time required to perform the millions of alignment operations that are typical in large-scale bioinformatics projects. To the best of our knowledge, this work embodies the first attempt to accelerate a bioinformatics application using NoC.</abstract><pub>IEEE</pub><doi>10.1109/TC.2009.133</doi><tpages>13</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9340
ispartof IEEE transactions on computers, 2010-01, Vol.59 (1), p.29-41
issn 0018-9340
1557-9956
language eng
recordid cdi_crossref_primary_10_1109_TC_2009_133
source IEEE Xplore (Online service)
subjects Acceleration
Bioinformatics
Biology
Computer architecture
Data mining
Decision support systems
DNA/protein sequence alignment
Hardware
hardware acceleration
Network-on-chip
on-chip parallelism
title Network-on-Chip Hardware Accelerators for Biological Sequence Alignment
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T03%3A13%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Network-on-Chip%20Hardware%20Accelerators%20for%20Biological%20Sequence%20Alignment&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Sarkar,%20S.&rft.date=2010-01&rft.volume=59&rft.issue=1&rft.spage=29&rft.epage=41&rft.pages=29-41&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/TC.2009.133&rft_dat=%3Ccrossref_ieee_%3E10_1109_TC_2009_133%3C/crossref_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c253t-d7ecaf5d81d3a57486c77772c2b159489096e2e0c27e5ecaff86a0beabc1fdea3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5255227&rfr_iscdi=true