FPGA Implementation of an Optimal IGBT Gate Driver Based on Posicast Control

In this paper, we propose an insulated gate bipolar transistor (IGBT) gate driver that provides an optimal gate signal to manage the IGBT switching mechanism, without the need of a feedback current measurement across the parasitic inductance of the circuit. Our approach is based on the Posicast meth...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on power electronics 2013-05, Vol.28 (5), p.2569-2575
Main Authors: Michel, L., Boucher, X., Cheriti, A., Sicard, P., Sirois, F.
Format: Article
Language:English
Subjects:
Applied sciences
Circuit properties
Connection and protection apparatus
Controllers
Digital circuits
Driver circuits
Electric, optical and optoelectronic circuits
Electrical engineering. Electrical power engineering
Electronic circuits
Electronic equipment and fabrication. Passive components, printed wiring boards, connectics
Electronics
Exact sciences and technology
Field programmable gate arrays
field programmable gate arrays (FPGA)
Insulated gate bipolar transistors
Integrated circuits
Logic gates
optimization methods
Oscillators
Other multijunction devices. Power transistors. Thyristors
power conversion
power semiconductor switches
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Switches
Switching
Transistors
Voltage control
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, we propose an insulated gate bipolar transistor (IGBT) gate driver that provides an optimal gate signal to manage the IGBT switching mechanism, without the need of a feedback current measurement across the parasitic inductance of the circuit. Our approach is based on the Posicast method, which allows determining an optimal gate signal shape from pulses whose characteristics are determined from the IGBT model. Experimental results demonstrate the effectiveness of the proposed method to minimize electrical switching constraints.
ISSN:0885-8993
1941-0107
DOI:10.1109/TPEL.2012.2207463