Loading…

A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator

A quadrature clock corrector uses relaxation oscillators to detect duty-cycle and quadrature phase errors by transforming them into pairs of frequencies, which are then digitized and compared. It achieves good detection accuracy and can detect a wide range of duty-cycle and quadrature phase errors....

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 2019-04, Vol.27 (4), p.978-982
Main Authors: Chae, Joo-Hyung, Ko, Hyeongjun, Park, Jihwan, Kim, Suhwan
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c295t-c183c73809c794215f70c4a796c4cadb99f3183cfa48da5c80eed93a5d7fed493
cites cdi_FETCH-LOGICAL-c295t-c183c73809c794215f70c4a796c4cadb99f3183cfa48da5c80eed93a5d7fed493
container_end_page 982
container_issue 4
container_start_page 978
container_title IEEE transactions on very large scale integration (VLSI) systems
container_volume 27
creator Chae, Joo-Hyung
Ko, Hyeongjun
Park, Jihwan
Kim, Suhwan
description A quadrature clock corrector uses relaxation oscillators to detect duty-cycle and quadrature phase errors by transforming them into pairs of frequencies, which are then digitized and compared. It achieves good detection accuracy and can detect a wide range of duty-cycle and quadrature phase errors. The prototype is implemented in a 55-nm CMOS process with a supply voltage of 1.2 V and occupies an area of 0.003 mm 2 . The experimental results show that the operation range is from 1 to 3 GHz, the power efficiency is 0.79 mW/GHz, the maximum duty-cycle error is 0.8% at 3 GHz, and the maximum quadrature phase error is 1.1° at 3 GHz.
doi_str_mv 10.1109/TVLSI.2018.2883730
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TVLSI_2018_2883730</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8610228</ieee_id><sourcerecordid>2196881101</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-c183c73809c794215f70c4a796c4cadb99f3183cfa48da5c80eed93a5d7fed493</originalsourceid><addsrcrecordid>eNpNkFtLAzEQhYMoWKt_QF8Cvro1l70kj3XrpVCp1qqPS8xO6Na1W5Ms2Fd_ualbxIFhZuCcM_AhdErJgFIiL-cvk6fxgBEqBkwInnGyh3o0SbJIhtoPO0l5JBglh-jIuSUhNI4l6aHvIX5sVWmVby3gvG70O84ba0H7xmITejQb3uPxyoM1SoO7wK-VX2CFR63fRPlG14DVqvyf8rBQDvAIfBdyFa4SN6vgmUGtvpSvwjF1uqprFQTH6MCo2sHJbvbR8831PL-LJtPbcT6cRJrJxEeaCq4zLojUmYwZTUxGdKwymepYq_JNSsO3EqNiUapECwJQSq6SMjNQxpL30XmXu7bNZwvOF8umtavwsmBUpkIEkjSoWKfStnHOginWtvpQdlNQUmxZF7-siy3rYsc6mM46UwUAfwaRUsKY4D-p7nty</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2196881101</pqid></control><display><type>article</type><title>A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator</title><source>IEEE Xplore (Online service)</source><creator>Chae, Joo-Hyung ; Ko, Hyeongjun ; Park, Jihwan ; Kim, Suhwan</creator><creatorcontrib>Chae, Joo-Hyung ; Ko, Hyeongjun ; Park, Jihwan ; Kim, Suhwan</creatorcontrib><description>A quadrature clock corrector uses relaxation oscillators to detect duty-cycle and quadrature phase errors by transforming them into pairs of frequencies, which are then digitized and compared. It achieves good detection accuracy and can detect a wide range of duty-cycle and quadrature phase errors. The prototype is implemented in a 55-nm CMOS process with a supply voltage of 1.2 V and occupies an area of 0.003 mm 2 . The experimental results show that the operation range is from 1 to 3 GHz, the power efficiency is 0.79 mW/GHz, the maximum duty-cycle error is 0.8% at 3 GHz, and the maximum quadrature phase error is 1.1° at 3 GHz.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2018.2883730</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Capacitors ; Clocks ; CMOS ; Detectors ; Digitization ; duty cycle ; Dynamic random access memory ; Dynamic random access memory (DRAM) interface ; Frequency conversion ; Oscillators ; Phase detectors ; Phase error ; Phase frequency detector ; Phase transitions ; Power efficiency ; quadrature clock corrector ; quadrature phase ; Random access memory ; relaxation oscillator ; Relaxation oscillators</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2019-04, Vol.27 (4), p.978-982</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-c183c73809c794215f70c4a796c4cadb99f3183cfa48da5c80eed93a5d7fed493</citedby><cites>FETCH-LOGICAL-c295t-c183c73809c794215f70c4a796c4cadb99f3183cfa48da5c80eed93a5d7fed493</cites><orcidid>0000-0001-6354-5612 ; 0000-0001-9107-2963</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8610228$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,27903,27904,54774</link.rule.ids></links><search><creatorcontrib>Chae, Joo-Hyung</creatorcontrib><creatorcontrib>Ko, Hyeongjun</creatorcontrib><creatorcontrib>Park, Jihwan</creatorcontrib><creatorcontrib>Kim, Suhwan</creatorcontrib><title>A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>A quadrature clock corrector uses relaxation oscillators to detect duty-cycle and quadrature phase errors by transforming them into pairs of frequencies, which are then digitized and compared. It achieves good detection accuracy and can detect a wide range of duty-cycle and quadrature phase errors. The prototype is implemented in a 55-nm CMOS process with a supply voltage of 1.2 V and occupies an area of 0.003 mm 2 . The experimental results show that the operation range is from 1 to 3 GHz, the power efficiency is 0.79 mW/GHz, the maximum duty-cycle error is 0.8% at 3 GHz, and the maximum quadrature phase error is 1.1° at 3 GHz.</description><subject>Capacitors</subject><subject>Clocks</subject><subject>CMOS</subject><subject>Detectors</subject><subject>Digitization</subject><subject>duty cycle</subject><subject>Dynamic random access memory</subject><subject>Dynamic random access memory (DRAM) interface</subject><subject>Frequency conversion</subject><subject>Oscillators</subject><subject>Phase detectors</subject><subject>Phase error</subject><subject>Phase frequency detector</subject><subject>Phase transitions</subject><subject>Power efficiency</subject><subject>quadrature clock corrector</subject><subject>quadrature phase</subject><subject>Random access memory</subject><subject>relaxation oscillator</subject><subject>Relaxation oscillators</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><recordid>eNpNkFtLAzEQhYMoWKt_QF8Cvro1l70kj3XrpVCp1qqPS8xO6Na1W5Ms2Fd_ualbxIFhZuCcM_AhdErJgFIiL-cvk6fxgBEqBkwInnGyh3o0SbJIhtoPO0l5JBglh-jIuSUhNI4l6aHvIX5sVWmVby3gvG70O84ba0H7xmITejQb3uPxyoM1SoO7wK-VX2CFR63fRPlG14DVqvyf8rBQDvAIfBdyFa4SN6vgmUGtvpSvwjF1uqprFQTH6MCo2sHJbvbR8831PL-LJtPbcT6cRJrJxEeaCq4zLojUmYwZTUxGdKwymepYq_JNSsO3EqNiUapECwJQSq6SMjNQxpL30XmXu7bNZwvOF8umtavwsmBUpkIEkjSoWKfStnHOginWtvpQdlNQUmxZF7-siy3rYsc6mM46UwUAfwaRUsKY4D-p7nty</recordid><startdate>20190401</startdate><enddate>20190401</enddate><creator>Chae, Joo-Hyung</creator><creator>Ko, Hyeongjun</creator><creator>Park, Jihwan</creator><creator>Kim, Suhwan</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0001-6354-5612</orcidid><orcidid>https://orcid.org/0000-0001-9107-2963</orcidid></search><sort><creationdate>20190401</creationdate><title>A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator</title><author>Chae, Joo-Hyung ; Ko, Hyeongjun ; Park, Jihwan ; Kim, Suhwan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-c183c73809c794215f70c4a796c4cadb99f3183cfa48da5c80eed93a5d7fed493</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Capacitors</topic><topic>Clocks</topic><topic>CMOS</topic><topic>Detectors</topic><topic>Digitization</topic><topic>duty cycle</topic><topic>Dynamic random access memory</topic><topic>Dynamic random access memory (DRAM) interface</topic><topic>Frequency conversion</topic><topic>Oscillators</topic><topic>Phase detectors</topic><topic>Phase error</topic><topic>Phase frequency detector</topic><topic>Phase transitions</topic><topic>Power efficiency</topic><topic>quadrature clock corrector</topic><topic>quadrature phase</topic><topic>Random access memory</topic><topic>relaxation oscillator</topic><topic>Relaxation oscillators</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chae, Joo-Hyung</creatorcontrib><creatorcontrib>Ko, Hyeongjun</creatorcontrib><creatorcontrib>Park, Jihwan</creatorcontrib><creatorcontrib>Kim, Suhwan</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEL</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Chae, Joo-Hyung</au><au>Ko, Hyeongjun</au><au>Park, Jihwan</au><au>Kim, Suhwan</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2019-04-01</date><risdate>2019</risdate><volume>27</volume><issue>4</issue><spage>978</spage><epage>982</epage><pages>978-982</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>A quadrature clock corrector uses relaxation oscillators to detect duty-cycle and quadrature phase errors by transforming them into pairs of frequencies, which are then digitized and compared. It achieves good detection accuracy and can detect a wide range of duty-cycle and quadrature phase errors. The prototype is implemented in a 55-nm CMOS process with a supply voltage of 1.2 V and occupies an area of 0.003 mm 2 . The experimental results show that the operation range is from 1 to 3 GHz, the power efficiency is 0.79 mW/GHz, the maximum duty-cycle error is 0.8% at 3 GHz, and the maximum quadrature phase error is 1.1° at 3 GHz.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TVLSI.2018.2883730</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0001-6354-5612</orcidid><orcidid>https://orcid.org/0000-0001-9107-2963</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 1063-8210
ispartof IEEE transactions on very large scale integration (VLSI) systems, 2019-04, Vol.27 (4), p.978-982
issn 1063-8210
1557-9999
language eng
recordid cdi_crossref_primary_10_1109_TVLSI_2018_2883730
source IEEE Xplore (Online service)
subjects Capacitors
Clocks
CMOS
Detectors
Digitization
duty cycle
Dynamic random access memory
Dynamic random access memory (DRAM) interface
Frequency conversion
Oscillators
Phase detectors
Phase error
Phase frequency detector
Phase transitions
Power efficiency
quadrature clock corrector
quadrature phase
Random access memory
relaxation oscillator
Relaxation oscillators
title A Quadrature Clock Corrector for DRAM Interfaces, With a Duty-Cycle and Quadrature Phase Detector Based on a Relaxation Oscillator
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T07%3A07%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Quadrature%20Clock%20Corrector%20for%20DRAM%20Interfaces,%20With%20a%20Duty-Cycle%20and%20Quadrature%20Phase%20Detector%20Based%20on%20a%20Relaxation%20Oscillator&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Chae,%20Joo-Hyung&rft.date=2019-04-01&rft.volume=27&rft.issue=4&rft.spage=978&rft.epage=982&rft.pages=978-982&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2018.2883730&rft_dat=%3Cproquest_cross%3E2196881101%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c295t-c183c73809c794215f70c4a796c4cadb99f3183cfa48da5c80eed93a5d7fed493%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2196881101&rft_id=info:pmid/&rft_ieee_id=8610228&rfr_iscdi=true