Process modeling and design procedure for IGFET thresholds

An empirically based process modeling system is discussed for determining ion-implant conditions used to achieve specific IGFET thresholds. Experimental techniques are applied to insure consistency between physical process phenomenon and the numerical algorithms employed. Device threshold design res...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on electron devices 1979-04, Vol.26 (4), p.508-513
Main Authors: Geipel, H.J., Fortino, A.G.
Format: Article
Language:English
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c290t-7b582ed919dfd7e410fd05ece345c30336b320f3d7c7fe1b1eb5ab8c866f914e3
cites
container_end_page 513
container_issue 4
container_start_page 508
container_title IEEE transactions on electron devices
container_volume 26
creator Geipel, H.J.
Fortino, A.G.
description An empirically based process modeling system is discussed for determining ion-implant conditions used to achieve specific IGFET thresholds. Experimental techniques are applied to insure consistency between physical process phenomenon and the numerical algorithms employed. Device threshold design results are presented for active and parasitic IGFET's in a dual polysilicon-gate technology. The utility of this design procedure in multistep processes for determining the effects of various parameters such as screen thickness, final peak concentration, dose, and energy are considered.
doi_str_mv 10.1109/T-ED.1979.19454
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1109_T_ED_1979_19454</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1480032</ieee_id><sourcerecordid>28535655</sourcerecordid><originalsourceid>FETCH-LOGICAL-c290t-7b582ed919dfd7e410fd05ece345c30336b320f3d7c7fe1b1eb5ab8c866f914e3</originalsourceid><addsrcrecordid>eNpFkD1PwzAQhi0EEqUwM7B4Yktrxx-x2VBbSqVKMJTZSuxzG5QmxZcO_HtSisRyp9M97-n0EHLP2YRzZqebbDGfcFvYoUglL8iIK1VkVkt9SUaMcZNZYcQ1uUH8HEYtZT4iT--p84BI912Apm63tGwDDYD1tqWH0y4cE9DYJbpaviw2tN8lwF3XBLwlV7FsEO7--ph8DMDsNVu_LVez53Xmc8v6rKiUySFYbkMMBUjOYmAKPAipvGBC6ErkLIpQ-CICrzhUqqyMN1pHyyWIMXk83x3e-ToC9m5fo4emKVvojuhyo4TSSg3g9Az61CEmiO6Q6n2Zvh1n7uTIbdxi7k6O3K-jIfFwTtQA8E9Lw5jIxQ_VsmJc</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28535655</pqid></control><display><type>article</type><title>Process modeling and design procedure for IGFET thresholds</title><source>IEEE Xplore (Online service)</source><creator>Geipel, H.J. ; Fortino, A.G.</creator><creatorcontrib>Geipel, H.J. ; Fortino, A.G.</creatorcontrib><description>An empirically based process modeling system is discussed for determining ion-implant conditions used to achieve specific IGFET thresholds. Experimental techniques are applied to insure consistency between physical process phenomenon and the numerical algorithms employed. Device threshold design results are presented for active and parasitic IGFET's in a dual polysilicon-gate technology. The utility of this design procedure in multistep processes for determining the effects of various parameters such as screen thickness, final peak concentration, dose, and energy are considered.</description><identifier>ISSN: 0018-9383</identifier><identifier>EISSN: 1557-9646</identifier><identifier>DOI: 10.1109/T-ED.1979.19454</identifier><identifier>CODEN: IETDAI</identifier><language>eng</language><publisher>IEEE</publisher><ispartof>IEEE transactions on electron devices, 1979-04, Vol.26 (4), p.508-513</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c290t-7b582ed919dfd7e410fd05ece345c30336b320f3d7c7fe1b1eb5ab8c866f914e3</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1480032$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Geipel, H.J.</creatorcontrib><creatorcontrib>Fortino, A.G.</creatorcontrib><title>Process modeling and design procedure for IGFET thresholds</title><title>IEEE transactions on electron devices</title><addtitle>TED</addtitle><description>An empirically based process modeling system is discussed for determining ion-implant conditions used to achieve specific IGFET thresholds. Experimental techniques are applied to insure consistency between physical process phenomenon and the numerical algorithms employed. Device threshold design results are presented for active and parasitic IGFET's in a dual polysilicon-gate technology. The utility of this design procedure in multistep processes for determining the effects of various parameters such as screen thickness, final peak concentration, dose, and energy are considered.</description><issn>0018-9383</issn><issn>1557-9646</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1979</creationdate><recordtype>article</recordtype><recordid>eNpFkD1PwzAQhi0EEqUwM7B4Yktrxx-x2VBbSqVKMJTZSuxzG5QmxZcO_HtSisRyp9M97-n0EHLP2YRzZqebbDGfcFvYoUglL8iIK1VkVkt9SUaMcZNZYcQ1uUH8HEYtZT4iT--p84BI912Apm63tGwDDYD1tqWH0y4cE9DYJbpaviw2tN8lwF3XBLwlV7FsEO7--ph8DMDsNVu_LVez53Xmc8v6rKiUySFYbkMMBUjOYmAKPAipvGBC6ErkLIpQ-CICrzhUqqyMN1pHyyWIMXk83x3e-ToC9m5fo4emKVvojuhyo4TSSg3g9Az61CEmiO6Q6n2Zvh1n7uTIbdxi7k6O3K-jIfFwTtQA8E9Lw5jIxQ_VsmJc</recordid><startdate>19790401</startdate><enddate>19790401</enddate><creator>Geipel, H.J.</creator><creator>Fortino, A.G.</creator><general>IEEE</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19790401</creationdate><title>Process modeling and design procedure for IGFET thresholds</title><author>Geipel, H.J. ; Fortino, A.G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c290t-7b582ed919dfd7e410fd05ece345c30336b320f3d7c7fe1b1eb5ab8c866f914e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1979</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Geipel, H.J.</creatorcontrib><creatorcontrib>Fortino, A.G.</creatorcontrib><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on electron devices</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Geipel, H.J.</au><au>Fortino, A.G.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Process modeling and design procedure for IGFET thresholds</atitle><jtitle>IEEE transactions on electron devices</jtitle><stitle>TED</stitle><date>1979-04-01</date><risdate>1979</risdate><volume>26</volume><issue>4</issue><spage>508</spage><epage>513</epage><pages>508-513</pages><issn>0018-9383</issn><eissn>1557-9646</eissn><coden>IETDAI</coden><abstract>An empirically based process modeling system is discussed for determining ion-implant conditions used to achieve specific IGFET thresholds. Experimental techniques are applied to insure consistency between physical process phenomenon and the numerical algorithms employed. Device threshold design results are presented for active and parasitic IGFET's in a dual polysilicon-gate technology. The utility of this design procedure in multistep processes for determining the effects of various parameters such as screen thickness, final peak concentration, dose, and energy are considered.</abstract><pub>IEEE</pub><doi>10.1109/T-ED.1979.19454</doi><tpages>6</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9383
ispartof IEEE transactions on electron devices, 1979-04, Vol.26 (4), p.508-513
issn 0018-9383
1557-9646
language eng
recordid cdi_crossref_primary_10_1109_T_ED_1979_19454
source IEEE Xplore (Online service)
title Process modeling and design procedure for IGFET thresholds
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T13%3A07%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Process%20modeling%20and%20design%20procedure%20for%20IGFET%20thresholds&rft.jtitle=IEEE%20transactions%20on%20electron%20devices&rft.au=Geipel,%20H.J.&rft.date=1979-04-01&rft.volume=26&rft.issue=4&rft.spage=508&rft.epage=513&rft.pages=508-513&rft.issn=0018-9383&rft.eissn=1557-9646&rft.coden=IETDAI&rft_id=info:doi/10.1109/T-ED.1979.19454&rft_dat=%3Cproquest_cross%3E28535655%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c290t-7b582ed919dfd7e410fd05ece345c30336b320f3d7c7fe1b1eb5ab8c866f914e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=28535655&rft_id=info:pmid/&rft_ieee_id=1480032&rfr_iscdi=true