Generalized Interconnect Delay Time and Crosstalk Models: I. Applications of Interconnect Optimization Design

New analytical models for estimating the delay time of single line and coupled interconnect for ramp input waveform are derived. The accuracy of the signal delay time and crosstalk noise voltage models for various driver resistances, loading capacitances, and input-ramping rates has also been verifi...

Full description

Saved in:
Bibliographic Details
Published in:Japanese Journal of Applied Physics 2001-12, Vol.40 (12R), p.6686
Main Authors: Lee, Trent Gwo-Yann, Tseng, Tseung-Yuen, Wong, Shyh-Chyi, Yang, Cheng-Jer, Liang, Mong Song, Cheng, Huang-Chung
Format: Article
Language:English
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c290t-794198e490942854fbe0a3d94dc5c44ff27d042b2844e4be60b742a8befca6763
cites cdi_FETCH-LOGICAL-c290t-794198e490942854fbe0a3d94dc5c44ff27d042b2844e4be60b742a8befca6763
container_end_page
container_issue 12R
container_start_page 6686
container_title Japanese Journal of Applied Physics
container_volume 40
creator Lee, Trent Gwo-Yann
Tseng, Tseung-Yuen
Wong, Shyh-Chyi
Yang, Cheng-Jer
Liang, Mong Song
Cheng, Huang-Chung
description New analytical models for estimating the delay time of single line and coupled interconnect for ramp input waveform are derived. The accuracy of the signal delay time and crosstalk noise voltage models for various driver resistances, loading capacitances, and input-ramping rates has also been verified by simulation program with integrated circuit emphasis (SPICE) simulation. Based on the delay and crosstalk models, interconnect optimization design can be discussed thoroughly. The proposed guaranteed-performance interconnect design method is also discussed. These models are useful for performance estimation and layout optimization in VLSI synthesis as well as process optimization in technology development.
doi_str_mv 10.1143/JJAP.40.6686
format article
fullrecord <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_1143_JJAP_40_6686</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1143_JJAP_40_6686</sourcerecordid><originalsourceid>FETCH-LOGICAL-c290t-794198e490942854fbe0a3d94dc5c44ff27d042b2844e4be60b742a8befca6763</originalsourceid><addsrcrecordid>eNpVkEFOwzAURC0EEqWw4wA-AAm28-PE7KIApVVRWZR15DjfyJA4UZxNe3oaYMNqNBrpafQIueUs5hyS-82meIuBxVLm8owseAJZBEym52TBmOARKCEuyVUIn6cqU-AL0q3Q46hbd8SGrv2Eo-m9RzPRR2z1ge5dh1T7hpZjH8Kk2y_62jfYhge6jmkxDK0zenK9D7S3_wG7YXKdO_6sJ1pwH_6aXFjdBrz5yyV5f37aly_Rdrdal8U2MkKxKcoUcJUjKKZA5CnYGplOGgWNSQ2AtSJrGIha5AAINUpWZyB0XqM1WmYyWZK7X66ZX49oq2F0nR4PFWfVrKqaVVXAqllV8g0VxF1X</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Generalized Interconnect Delay Time and Crosstalk Models: I. Applications of Interconnect Optimization Design</title><source>IOPscience extra</source><source>Institute of Physics:Jisc Collections:IOP Publishing Read and Publish 2024-2025 (Reading List)</source><creator>Lee, Trent Gwo-Yann ; Tseng, Tseung-Yuen ; Wong, Shyh-Chyi ; Yang, Cheng-Jer ; Liang, Mong Song ; Cheng, Huang-Chung</creator><creatorcontrib>Lee, Trent Gwo-Yann ; Tseng, Tseung-Yuen ; Wong, Shyh-Chyi ; Yang, Cheng-Jer ; Liang, Mong Song ; Cheng, Huang-Chung</creatorcontrib><description>New analytical models for estimating the delay time of single line and coupled interconnect for ramp input waveform are derived. The accuracy of the signal delay time and crosstalk noise voltage models for various driver resistances, loading capacitances, and input-ramping rates has also been verified by simulation program with integrated circuit emphasis (SPICE) simulation. Based on the delay and crosstalk models, interconnect optimization design can be discussed thoroughly. The proposed guaranteed-performance interconnect design method is also discussed. These models are useful for performance estimation and layout optimization in VLSI synthesis as well as process optimization in technology development.</description><identifier>ISSN: 0021-4922</identifier><identifier>EISSN: 1347-4065</identifier><identifier>DOI: 10.1143/JJAP.40.6686</identifier><language>eng</language><ispartof>Japanese Journal of Applied Physics, 2001-12, Vol.40 (12R), p.6686</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c290t-794198e490942854fbe0a3d94dc5c44ff27d042b2844e4be60b742a8befca6763</citedby><cites>FETCH-LOGICAL-c290t-794198e490942854fbe0a3d94dc5c44ff27d042b2844e4be60b742a8befca6763</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Lee, Trent Gwo-Yann</creatorcontrib><creatorcontrib>Tseng, Tseung-Yuen</creatorcontrib><creatorcontrib>Wong, Shyh-Chyi</creatorcontrib><creatorcontrib>Yang, Cheng-Jer</creatorcontrib><creatorcontrib>Liang, Mong Song</creatorcontrib><creatorcontrib>Cheng, Huang-Chung</creatorcontrib><title>Generalized Interconnect Delay Time and Crosstalk Models: I. Applications of Interconnect Optimization Design</title><title>Japanese Journal of Applied Physics</title><description>New analytical models for estimating the delay time of single line and coupled interconnect for ramp input waveform are derived. The accuracy of the signal delay time and crosstalk noise voltage models for various driver resistances, loading capacitances, and input-ramping rates has also been verified by simulation program with integrated circuit emphasis (SPICE) simulation. Based on the delay and crosstalk models, interconnect optimization design can be discussed thoroughly. The proposed guaranteed-performance interconnect design method is also discussed. These models are useful for performance estimation and layout optimization in VLSI synthesis as well as process optimization in technology development.</description><issn>0021-4922</issn><issn>1347-4065</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2001</creationdate><recordtype>article</recordtype><recordid>eNpVkEFOwzAURC0EEqWw4wA-AAm28-PE7KIApVVRWZR15DjfyJA4UZxNe3oaYMNqNBrpafQIueUs5hyS-82meIuBxVLm8owseAJZBEym52TBmOARKCEuyVUIn6cqU-AL0q3Q46hbd8SGrv2Eo-m9RzPRR2z1ge5dh1T7hpZjH8Kk2y_62jfYhge6jmkxDK0zenK9D7S3_wG7YXKdO_6sJ1pwH_6aXFjdBrz5yyV5f37aly_Rdrdal8U2MkKxKcoUcJUjKKZA5CnYGplOGgWNSQ2AtSJrGIha5AAINUpWZyB0XqM1WmYyWZK7X66ZX49oq2F0nR4PFWfVrKqaVVXAqllV8g0VxF1X</recordid><startdate>20011201</startdate><enddate>20011201</enddate><creator>Lee, Trent Gwo-Yann</creator><creator>Tseng, Tseung-Yuen</creator><creator>Wong, Shyh-Chyi</creator><creator>Yang, Cheng-Jer</creator><creator>Liang, Mong Song</creator><creator>Cheng, Huang-Chung</creator><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20011201</creationdate><title>Generalized Interconnect Delay Time and Crosstalk Models: I. Applications of Interconnect Optimization Design</title><author>Lee, Trent Gwo-Yann ; Tseng, Tseung-Yuen ; Wong, Shyh-Chyi ; Yang, Cheng-Jer ; Liang, Mong Song ; Cheng, Huang-Chung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c290t-794198e490942854fbe0a3d94dc5c44ff27d042b2844e4be60b742a8befca6763</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2001</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lee, Trent Gwo-Yann</creatorcontrib><creatorcontrib>Tseng, Tseung-Yuen</creatorcontrib><creatorcontrib>Wong, Shyh-Chyi</creatorcontrib><creatorcontrib>Yang, Cheng-Jer</creatorcontrib><creatorcontrib>Liang, Mong Song</creatorcontrib><creatorcontrib>Cheng, Huang-Chung</creatorcontrib><collection>CrossRef</collection><jtitle>Japanese Journal of Applied Physics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Lee, Trent Gwo-Yann</au><au>Tseng, Tseung-Yuen</au><au>Wong, Shyh-Chyi</au><au>Yang, Cheng-Jer</au><au>Liang, Mong Song</au><au>Cheng, Huang-Chung</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Generalized Interconnect Delay Time and Crosstalk Models: I. Applications of Interconnect Optimization Design</atitle><jtitle>Japanese Journal of Applied Physics</jtitle><date>2001-12-01</date><risdate>2001</risdate><volume>40</volume><issue>12R</issue><spage>6686</spage><pages>6686-</pages><issn>0021-4922</issn><eissn>1347-4065</eissn><abstract>New analytical models for estimating the delay time of single line and coupled interconnect for ramp input waveform are derived. The accuracy of the signal delay time and crosstalk noise voltage models for various driver resistances, loading capacitances, and input-ramping rates has also been verified by simulation program with integrated circuit emphasis (SPICE) simulation. Based on the delay and crosstalk models, interconnect optimization design can be discussed thoroughly. The proposed guaranteed-performance interconnect design method is also discussed. These models are useful for performance estimation and layout optimization in VLSI synthesis as well as process optimization in technology development.</abstract><doi>10.1143/JJAP.40.6686</doi></addata></record>
fulltext fulltext
identifier ISSN: 0021-4922
ispartof Japanese Journal of Applied Physics, 2001-12, Vol.40 (12R), p.6686
issn 0021-4922
1347-4065
language eng
recordid cdi_crossref_primary_10_1143_JJAP_40_6686
source IOPscience extra; Institute of Physics:Jisc Collections:IOP Publishing Read and Publish 2024-2025 (Reading List)
title Generalized Interconnect Delay Time and Crosstalk Models: I. Applications of Interconnect Optimization Design
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T16%3A49%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Generalized%20Interconnect%20Delay%20Time%20and%20Crosstalk%20Models:%20I.%20Applications%20of%20Interconnect%20Optimization%20Design&rft.jtitle=Japanese%20Journal%20of%20Applied%20Physics&rft.au=Lee,%20Trent%20Gwo-Yann&rft.date=2001-12-01&rft.volume=40&rft.issue=12R&rft.spage=6686&rft.pages=6686-&rft.issn=0021-4922&rft.eissn=1347-4065&rft_id=info:doi/10.1143/JJAP.40.6686&rft_dat=%3Ccrossref%3E10_1143_JJAP_40_6686%3C/crossref%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c290t-794198e490942854fbe0a3d94dc5c44ff27d042b2844e4be60b742a8befca6763%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true