Performance of partial reconfiguration in FPGA systems: A survey and a cost model

• Published in: ACM transactions on reconfigurable technology and systems 2011-12, Vol.4 (4), p.1-24
• Main Authors: Papadimitriou, Kyprianos, Dollas, Apostolos, Hauck, Scott
• Format: Article
• Language: English
• ISSN: 1936-7406; 1936-7414
• DOI: 10.1145/2068716.2068722

Fine-grain reconfigurable devices suffer from the time needed to load the configuration bitstream. Even for small bitstreams in partially reconfigurable FPGAs this time cannot be neglected. In this article we survey the performance of the factors that contribute to the reconfiguration speed. Then, we study an FPGA-based system architecture and with real experiments we produce a cost model of Partial Reconfiguration (PR). This model is introduced to calculate the expected reconfiguration time and throughput. In order to develop a realistic model we take into account all the physical components that participate in the reconfiguration process. We analyze the parameters that affect the generality of the model and the adjustments needed per system for error-free evaluation. We verify it with real measurements, and then we employ it to evaluate existing systems presented in previous publications. The percentage error of the cost model when comparing its results with the actual values of those publications varies from 36% to 63%, whereas existing works report differences up to two orders of magnitude. Present work enables a user to evaluate PR and decide whether it is suitable for a certain application prior entering the complex PR design flow.