Hierarchical Timing Signoff in High Performance ASIC Design

HATS and it is application on a 16.77mm x 16.77mm 32nm chip (chip X) will be introduced in this paper. HATS stands for Hierarchical Abstract Timing Signoff. It is a new methodology used to perform timing signoff on an ASIC without the need to do full chip timing runs, which tend to have high memory...

Full description

Saved in:
Bibliographic Details
Main Authors: Li, Gongqiong, Dai, Hongwei, Shi, Zhengrong, Niu, Jia, Li, Jifeng
Format: Conference Proceeding
Language:English
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:HATS and it is application on a 16.77mm x 16.77mm 32nm chip (chip X) will be introduced in this paper. HATS stands for Hierarchical Abstract Timing Signoff. It is a new methodology used to perform timing signoff on an ASIC without the need to do full chip timing runs, which tend to have high memory requirements and long run times on large, complex ASICs. 80% memory and 70% run time are saved in chip X with HATS, with good STA quality.
ISSN:1938-5862
1938-6737
DOI:10.1149/06001.1203ecst