Loading…
(Invited) Novel Selector and 3D RRAM Development for High Density Non-Volatile Memory
The development of a higher density non-volatile memory with the 3D vertical resistive random access memory (VRRAM) has attracted great interest from the memory industry. However, VRRAM currently faces the challenges in selecting the specific cell due to a large number of leakage paths, and fabricat...
Saved in:
Main Authors: | , , , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Citations: | Items that cite this one |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | The development of a higher density non-volatile memory with the 3D vertical resistive random access memory (VRRAM) has attracted great interest from the memory industry. However, VRRAM currently faces the challenges in selecting the specific cell due to a large number of leakage paths, and fabrication process difficulties. In order to eliminate the sneak path and reduce the power consumption, we have developed a novel selector, which shows nearly ideal selector performances with >10
7
on/off ratio, 0.2 V holding voltage, 10 pA off-state leakage current, sharp on-switch slope of 7 mV/dec, 10
9
endurance, >1.6 MA/cm
2
on current density. To investigate the VRRAM performance, we have developed a process flow to fabricate VRRAM and demonstrated a single level sidewall TaOx based VRRAM device. Beside the novel selector and VRRAM integration investigation, we have also proposed a transistor-based novel VRRAM (TB-RRAM) architecture. |
---|---|
ISSN: | 1938-5862 1938-6737 |
DOI: | 10.1149/06905.0165ecst |