Enhanced Clock Gating Technique for Power Optimization in SRAM and Sequential Circuit

• Published in: Journal of automation, mobile robotics & intelligent systems mobile robotics & intelligent systems, 2022-01, p.32-38
• Main Authors: Ashok Kumar, Cheeli, Madhavi, B.K., Kishore, K. Lal
• Format: Article
• Language: English
• ISSN: 2080-2145; 2080-2145
• DOI: 10.14313/JAMRIS/2-2021/11

Low power VLSI designs are having wide variety of application usage in real-time. VLSI circuits are analyzed with various power reduction strategies. Existing approaches are used the clock frequency control, switching activity and scaling factor for power reduction. The glitching problem and clock triggering issues are higher therefore; the proposed work utilized the improved circuit of clock gating technique. In this proposed work, the enhanced clock gating with D-latch model is constructed to obtain the less power consumption. The traditional clock gating technique is improved by adding clock triggering on LATCH circuit and adding buffer circuit between the source and load circuitry to reduce the clock switching issues like gitching and clocking activity. Here the SRAM and sequential counter circuits are designed to utilize the power reduction strategy for improving the performance. This is applicable for various applications in real world and utilizing the FPGA and DSP application specific circuits. Experimental results are analyzed to obtain the power reduction result of SRAM and sequential circuit. Area, power, and delay are obtained the better results as compared with the previous work. Overall, design is performed using Xilinx 14.2 ISE suit.