A VLSI Architecture of Root Raised Cosine Filter Using Efficient Algorithm

Saved in:
Bibliographic Details
Published in:Indian journal of science and technology 2016-08, Vol.9 (29)
Main Authors: Nivedha, N., Muthaiah, R.
Format: Article
Language:English
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c170t-1f767826aa6ed32e4f05e647660ac596d14cfe4ad6a1bb60e1b7d1192029e9943
cites
container_end_page
container_issue 29
container_start_page
container_title Indian journal of science and technology
container_volume 9
creator Nivedha, N.
Muthaiah, R.
description
doi_str_mv 10.17485/ijst/2016/v9i29/90908
format article
fullrecord <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_17485_ijst_2016_v9i29_90908</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_17485_ijst_2016_v9i29_90908</sourcerecordid><originalsourceid>FETCH-LOGICAL-c170t-1f767826aa6ed32e4f05e647660ac596d14cfe4ad6a1bb60e1b7d1192029e9943</originalsourceid><addsrcrecordid>eNot0MFOAjEUBdDGaCJBfsH0B8Z57XRep8sJAcWQmKC4bUqnhRJgTFtN_Hth5G3uu5u7OIQ8MnhiUjR1GfYplxwYlj8qcFUqUNDckBEoKYoaRX17_bEReE8mKe3hfBVvQMKIvLb0c_m-oG20u5Cdzd_R0d7TVd9nujIhuY5O-xROjs7DIbtI1-eypTPvgw3ulGl72PYx5N3xgdx5c0hucs0xWc9nH9OXYvn2vJi2y8IyCblgXqJsOBqDrqu4Ex5qh0IigrG1wo4J650wHRq22SA4tpEdY4oDV04pUY0J_u_a2KcUnddfMRxN_NUM9ICiLyj6gqIHFD2gVH8qPFZw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>A VLSI Architecture of Root Raised Cosine Filter Using Efficient Algorithm</title><source>Science Journals (Open access)</source><creator>Nivedha, N. ; Muthaiah, R.</creator><creatorcontrib>Nivedha, N. ; Muthaiah, R.</creatorcontrib><identifier>ISSN: 0974-6846</identifier><identifier>EISSN: 0974-5645</identifier><identifier>DOI: 10.17485/ijst/2016/v9i29/90908</identifier><language>eng</language><ispartof>Indian journal of science and technology, 2016-08, Vol.9 (29)</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c170t-1f767826aa6ed32e4f05e647660ac596d14cfe4ad6a1bb60e1b7d1192029e9943</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Nivedha, N.</creatorcontrib><creatorcontrib>Muthaiah, R.</creatorcontrib><title>A VLSI Architecture of Root Raised Cosine Filter Using Efficient Algorithm</title><title>Indian journal of science and technology</title><issn>0974-6846</issn><issn>0974-5645</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2016</creationdate><recordtype>article</recordtype><recordid>eNot0MFOAjEUBdDGaCJBfsH0B8Z57XRep8sJAcWQmKC4bUqnhRJgTFtN_Hth5G3uu5u7OIQ8MnhiUjR1GfYplxwYlj8qcFUqUNDckBEoKYoaRX17_bEReE8mKe3hfBVvQMKIvLb0c_m-oG20u5Cdzd_R0d7TVd9nujIhuY5O-xROjs7DIbtI1-eypTPvgw3ulGl72PYx5N3xgdx5c0hucs0xWc9nH9OXYvn2vJi2y8IyCblgXqJsOBqDrqu4Ex5qh0IigrG1wo4J650wHRq22SA4tpEdY4oDV04pUY0J_u_a2KcUnddfMRxN_NUM9ICiLyj6gqIHFD2gVH8qPFZw</recordid><startdate>20160812</startdate><enddate>20160812</enddate><creator>Nivedha, N.</creator><creator>Muthaiah, R.</creator><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20160812</creationdate><title>A VLSI Architecture of Root Raised Cosine Filter Using Efficient Algorithm</title><author>Nivedha, N. ; Muthaiah, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c170t-1f767826aa6ed32e4f05e647660ac596d14cfe4ad6a1bb60e1b7d1192029e9943</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2016</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Nivedha, N.</creatorcontrib><creatorcontrib>Muthaiah, R.</creatorcontrib><collection>CrossRef</collection><jtitle>Indian journal of science and technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Nivedha, N.</au><au>Muthaiah, R.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A VLSI Architecture of Root Raised Cosine Filter Using Efficient Algorithm</atitle><jtitle>Indian journal of science and technology</jtitle><date>2016-08-12</date><risdate>2016</risdate><volume>9</volume><issue>29</issue><issn>0974-6846</issn><eissn>0974-5645</eissn><doi>10.17485/ijst/2016/v9i29/90908</doi></addata></record>
fulltext fulltext
identifier ISSN: 0974-6846
ispartof Indian journal of science and technology, 2016-08, Vol.9 (29)
issn 0974-6846
0974-5645
language eng
recordid cdi_crossref_primary_10_17485_ijst_2016_v9i29_90908
source Science Journals (Open access)
title A VLSI Architecture of Root Raised Cosine Filter Using Efficient Algorithm
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T08%3A43%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20VLSI%20Architecture%20of%20Root%20Raised%20Cosine%20Filter%20Using%20Efficient%20Algorithm&rft.jtitle=Indian%20journal%20of%20science%20and%20technology&rft.au=Nivedha,%20N.&rft.date=2016-08-12&rft.volume=9&rft.issue=29&rft.issn=0974-6846&rft.eissn=0974-5645&rft_id=info:doi/10.17485/ijst/2016/v9i29/90908&rft_dat=%3Ccrossref%3E10_17485_ijst_2016_v9i29_90908%3C/crossref%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c170t-1f767826aa6ed32e4f05e647660ac596d14cfe4ad6a1bb60e1b7d1192029e9943%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true