Loading…

FPGA Implementation of High Speed Error Detection and Correction of Orthogonal Codes using Segmentation Method

Saved in:
Bibliographic Details
Published in:Indian journal of science and technology 2016-08, Vol.9 (30)
Main Authors: Narendra Babu, T., Noorbasha, Fazal, Harita, M., Tejashree, N., Vamsi Krishna, K.
Format: Article
Language:English
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:
ISSN:0974-6846
0974-5645
DOI:10.17485/ijst/2016/v9i30/98724