Synthetic Benchmark Digital Circuits: A Survey

Today's VLSI CAD tools are to be designed to handle tomorrow's designs. But, what are tomorrow's designs? How large and complex will they be? are important questions, realistic answers for which are necessary for the tool architects. The scenario is similar in the case of hardware arc...

Full description

Saved in:
Bibliographic Details
Published in:Technical review - IETE 2012-11, Vol.29 (6), p.442-448
Main Authors: Srivani, L., Kamakoti, Veezhinathan
Format: Article
Language:English
Subjects:
Architects
Architecture
Automation
Benchmarks
Computer-aided design tools
Field programmable gate arrays
Software
Studies
Synthetic benchmark circuits
Very large-scale integration
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c312i-4674d126fb23e32a14e3bbf78510dfa6c45ab29e154d0994dfe5380ff2de25e43
cites
container_end_page 448
container_issue 6
container_start_page 442
container_title Technical review - IETE
container_volume 29
creator Srivani, L.
Kamakoti, Veezhinathan
description Today's VLSI CAD tools are to be designed to handle tomorrow's designs. But, what are tomorrow's designs? How large and complex will they be? are important questions, realistic answers for which are necessary for the tool architects. The scenario is similar in the case of hardware architects including those who design processors and FPGAs. For the VLSI CAD tool and FPGA architects, the synthetic benchmark circuits (SBCs) come to their rescue by providing representative designs of tomorrow. This paper elaborates on the various techniques reported in the literature for generation of SBCs. It also presents a case study of generating a SBC for accelerated life testing of an FPGA. The paper concludes posing interesting open issues in this field.
doi_str_mv 10.4103/0256-4602.104999
format article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_crossref_primary_10_4103_0256_4602_104999</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2946611741</sourcerecordid><originalsourceid>FETCH-LOGICAL-c312i-4674d126fb23e32a14e3bbf78510dfa6c45ab29e154d0994dfe5380ff2de25e43</originalsourceid><addsrcrecordid>eNp1UDtPwzAQthBIlMLOGIk5xc-khqktT6kSQ2G2nORM3aZxsROi_HtSBSQYmO6k-x73fQhdEjzhBLNrTEUS8wTTCcFcSnmERlimPBYyJcf9_nM-RWchbDBOOBVkhCarrqrXUNs8mkOVr3fab6M7-25rXUYL6_PG1uEmmkWrxn9Cd45OjC4DXHzPMXp7uH9dPMXLl8fnxWwZ54xQ2xulvCA0MRllwKgmHFiWmXQqCC6MTnIudEYlEMELLCUvDAg2xcbQAqgAzsboatDde_fRQKjVxjW-6i0VYXRKSJKwaY_CAyr3LgQPRu297RN0imB1aEUdYqtDbDW00lPmA6V1ZQ0-bMumBa92UGwr1_7hxb94inOqfqrqRW4HEVsZ53e6db4sVK270nnjdZXboNi_L3wBjGZ7Hg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1328116638</pqid></control><display><type>article</type><title>Synthetic Benchmark Digital Circuits: A Survey</title><source>Taylor and Francis Science and Technology Collection</source><creator>Srivani, L. ; Kamakoti, Veezhinathan</creator><creatorcontrib>Srivani, L. ; Kamakoti, Veezhinathan</creatorcontrib><description>Today's VLSI CAD tools are to be designed to handle tomorrow's designs. But, what are tomorrow's designs? How large and complex will they be? are important questions, realistic answers for which are necessary for the tool architects. The scenario is similar in the case of hardware architects including those who design processors and FPGAs. For the VLSI CAD tool and FPGA architects, the synthetic benchmark circuits (SBCs) come to their rescue by providing representative designs of tomorrow. This paper elaborates on the various techniques reported in the literature for generation of SBCs. It also presents a case study of generating a SBC for accelerated life testing of an FPGA. The paper concludes posing interesting open issues in this field.</description><identifier>ISSN: 0256-4602</identifier><identifier>EISSN: 0974-5971</identifier><identifier>DOI: 10.4103/0256-4602.104999</identifier><language>eng</language><publisher>New Delhi: Taylor &amp; Francis</publisher><subject>Architects ; Architecture ; Automation ; Benchmarks ; Computer-aided design tools ; Field programmable gate arrays ; Software ; Studies ; Synthetic benchmark circuits ; Very large-scale integration</subject><ispartof>Technical review - IETE, 2012-11, Vol.29 (6), p.442-448</ispartof><rights>Copyright 2012 © IETE 2012</rights><rights>Copyright Medknow Publications &amp; Media Pvt Ltd Nov 2012</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c312i-4674d126fb23e32a14e3bbf78510dfa6c45ab29e154d0994dfe5380ff2de25e43</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,27924,27925</link.rule.ids></links><search><creatorcontrib>Srivani, L.</creatorcontrib><creatorcontrib>Kamakoti, Veezhinathan</creatorcontrib><title>Synthetic Benchmark Digital Circuits: A Survey</title><title>Technical review - IETE</title><description>Today's VLSI CAD tools are to be designed to handle tomorrow's designs. But, what are tomorrow's designs? How large and complex will they be? are important questions, realistic answers for which are necessary for the tool architects. The scenario is similar in the case of hardware architects including those who design processors and FPGAs. For the VLSI CAD tool and FPGA architects, the synthetic benchmark circuits (SBCs) come to their rescue by providing representative designs of tomorrow. This paper elaborates on the various techniques reported in the literature for generation of SBCs. It also presents a case study of generating a SBC for accelerated life testing of an FPGA. The paper concludes posing interesting open issues in this field.</description><subject>Architects</subject><subject>Architecture</subject><subject>Automation</subject><subject>Benchmarks</subject><subject>Computer-aided design tools</subject><subject>Field programmable gate arrays</subject><subject>Software</subject><subject>Studies</subject><subject>Synthetic benchmark circuits</subject><subject>Very large-scale integration</subject><issn>0256-4602</issn><issn>0974-5971</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNp1UDtPwzAQthBIlMLOGIk5xc-khqktT6kSQ2G2nORM3aZxsROi_HtSBSQYmO6k-x73fQhdEjzhBLNrTEUS8wTTCcFcSnmERlimPBYyJcf9_nM-RWchbDBOOBVkhCarrqrXUNs8mkOVr3fab6M7-25rXUYL6_PG1uEmmkWrxn9Cd45OjC4DXHzPMXp7uH9dPMXLl8fnxWwZ54xQ2xulvCA0MRllwKgmHFiWmXQqCC6MTnIudEYlEMELLCUvDAg2xcbQAqgAzsboatDde_fRQKjVxjW-6i0VYXRKSJKwaY_CAyr3LgQPRu297RN0imB1aEUdYqtDbDW00lPmA6V1ZQ0-bMumBa92UGwr1_7hxb94inOqfqrqRW4HEVsZ53e6db4sVK270nnjdZXboNi_L3wBjGZ7Hg</recordid><startdate>20121101</startdate><enddate>20121101</enddate><creator>Srivani, L.</creator><creator>Kamakoti, Veezhinathan</creator><general>Taylor &amp; Francis</general><general>Medknow Publications</general><general>Taylor &amp; Francis Ltd</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20121101</creationdate><title>Synthetic Benchmark Digital Circuits: A Survey</title><author>Srivani, L. ; Kamakoti, Veezhinathan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c312i-4674d126fb23e32a14e3bbf78510dfa6c45ab29e154d0994dfe5380ff2de25e43</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Architects</topic><topic>Architecture</topic><topic>Automation</topic><topic>Benchmarks</topic><topic>Computer-aided design tools</topic><topic>Field programmable gate arrays</topic><topic>Software</topic><topic>Studies</topic><topic>Synthetic benchmark circuits</topic><topic>Very large-scale integration</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Srivani, L.</creatorcontrib><creatorcontrib>Kamakoti, Veezhinathan</creatorcontrib><collection>CrossRef</collection><jtitle>Technical review - IETE</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Srivani, L.</au><au>Kamakoti, Veezhinathan</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Synthetic Benchmark Digital Circuits: A Survey</atitle><jtitle>Technical review - IETE</jtitle><date>2012-11-01</date><risdate>2012</risdate><volume>29</volume><issue>6</issue><spage>442</spage><epage>448</epage><pages>442-448</pages><issn>0256-4602</issn><eissn>0974-5971</eissn><abstract>Today's VLSI CAD tools are to be designed to handle tomorrow's designs. But, what are tomorrow's designs? How large and complex will they be? are important questions, realistic answers for which are necessary for the tool architects. The scenario is similar in the case of hardware architects including those who design processors and FPGAs. For the VLSI CAD tool and FPGA architects, the synthetic benchmark circuits (SBCs) come to their rescue by providing representative designs of tomorrow. This paper elaborates on the various techniques reported in the literature for generation of SBCs. It also presents a case study of generating a SBC for accelerated life testing of an FPGA. The paper concludes posing interesting open issues in this field.</abstract><cop>New Delhi</cop><pub>Taylor &amp; Francis</pub><doi>10.4103/0256-4602.104999</doi><tpages>7</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 0256-4602
ispartof Technical review - IETE, 2012-11, Vol.29 (6), p.442-448
issn 0256-4602
0974-5971
language eng
recordid cdi_crossref_primary_10_4103_0256_4602_104999
source Taylor and Francis Science and Technology Collection
subjects Architects
Architecture
Automation
Benchmarks
Computer-aided design tools
Field programmable gate arrays
Software
Studies
Synthetic benchmark circuits
Very large-scale integration
title Synthetic Benchmark Digital Circuits: A Survey
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T19%3A29%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Synthetic%20Benchmark%20Digital%20Circuits:%20A%20Survey&rft.jtitle=Technical%20review%20-%20IETE&rft.au=Srivani,%20L.&rft.date=2012-11-01&rft.volume=29&rft.issue=6&rft.spage=442&rft.epage=448&rft.pages=442-448&rft.issn=0256-4602&rft.eissn=0974-5971&rft_id=info:doi/10.4103/0256-4602.104999&rft_dat=%3Cproquest_cross%3E2946611741%3C/proquest_cross%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c312i-4674d126fb23e32a14e3bbf78510dfa6c45ab29e154d0994dfe5380ff2de25e43%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=1328116638&rft_id=info:pmid/&rfr_iscdi=true