Efficient Hardware Accelerator and Implementation of JPEG 2000 MQ Decoder Architecture

• Published in: Engineering, technology & applied science research technology & applied science research, 2024-04, Vol.14 (2), p.13463-13469
• Main Authors: Horrigue, Layla, Ghodhbani, Refka, Maqbool, Albia, Abd-Elkawy, Eman H., Slimane, Jihane Ben, Saidani, Taoufik, Alrslani, Faheed A. F., Alsuwaylimi, Amjad A., Kouki, Marouan, Kachoukh, Amani
• Format: Article
• Language: English
• ISSN: 2241-4487; 1792-8036
• DOI: 10.48084/etasr.7065

Due to the extensive use of multimedia technologies, there is a pressing need for advancements and enhanced efficiency in picture compression. JPEG 2000 standard aims to meet the needs for encoding still pictures. JPEG 2000 is an internationally recognized standard for compressing still images. It provides a wide range of features and offers superior compression ratios and interesting possibilities when compared to traditional JPEG approaches. Nevertheless, the MQ decoder in the JPEG 2000 standard presents a substantial obstacle for real-time applications. In order to fulfill the demands of real-time processing, it is imperative to meticulously devise a high-speed MQ decoder architecture. This work presents a novel MQ decoder architecture that is both high-speed and area-efficient, making it comparable to previous designs and well-suited for chip implementation. The design is implemented using the VHDL hardware description language and is synthesized with Xilinx ISE 14.7 and Vivado 2015.1. The implementation findings show that the design functions at a frequency of 438.5 MHz on Virtex-6 and 757.5 MHz on Zync7000. For these particular frequencies, the calculated frame rate is 63.1 frames per second.