Loading…

Optimization of shadow evaporation and oxidation for reproducible quantum Josephson junction circuits

The most commonly used physical realization of superconducting qubits for quantum circuits is a transmon. There are a number of superconducting quantum circuits applications, where Josephson junction critical current reproducibility over a chip is crucial. Here, we report on a robust chip scale Al/A...

Full description

Saved in:
Bibliographic Details
Published in:Scientific reports 2023-03, Vol.13 (1), p.4174-4174, Article 4174
Main Authors: Moskalev, Dmitry O., Zikiy, Evgeniy V., Pishchimova, Anastasiya A., Ezenkova, Daria A., Smirnov, Nikita S., Ivanov, Anton I., Korshakov, Nikita D., Rodionov, Ilya A.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The most commonly used physical realization of superconducting qubits for quantum circuits is a transmon. There are a number of superconducting quantum circuits applications, where Josephson junction critical current reproducibility over a chip is crucial. Here, we report on a robust chip scale Al/AlO x /Al junctions fabrication method due to comprehensive study of shadow evaporation and oxidation steps. We experimentally demonstrate the evidence of optimal Josephson junction electrodes thickness, deposition rate and deposition angle, which ensure minimal electrode surface and line edge roughness. The influence of oxidation method, pressure and time on critical current reproducibility is determined. With the proposed method we demonstrate Al/AlO x /Al junction fabrication with the critical current variation ( σ / ⟨ I c ⟩ ) less than 3.9% (from 150 × 200 to 150 × 600 nm 2 area) and 7.7% (for 100 × 100 nm 2 area) over 20 × 20 mm 2 chip. Finally, we fabricate separately three 5 × 10 mm 2 chips with 18 transmon qubits (near 4.3 GHz frequency) showing less than 1.9% frequency variation between qubits on different chips. The proposed approach and optimization criteria can be utilized for a robust wafer-scale superconducting qubit circuits fabrication.
ISSN:2045-2322
2045-2322
DOI:10.1038/s41598-023-31003-1