Run Control Software For The Upgrade Of The Atlas Muon To Central Trigger Processor Interface (MUCTPI)

The Muon to Central Trigger Processor Interface (MUCTPI) of the ATLAS experiment at the Large Hadron Collider(LHC) at CERN is being upgraded for the next run of the LHC in order to use optical inputs and to provide full-precision information for muon candidates to the topological trigger processor (...

Full description

Saved in:
Bibliographic Details
Published in:EPJ Web of conferences 2019-01, Vol.214, p.1034
Main Authors: Spiwoks, Ralf, Armbruster, Aaron, Carrillo-Montoya, German, Chelstowska, Magda, Czodrowski, Patrick, Deviveiros, Pier-Olivier, Eifert, Till, Ellis, Nick, Farthouat, Philippe, Galster, Gorm, Haas, Stefan, Helary, Louis, Kuzmanovic, Predrag, Lagkas Nikolos, Orestis, Marzin, Antoine, Pauly, Thilo, Ryjov, Vladimir, Schmieden, Kristof, Silva Oliveira, Marcos, Stelzer, Joerg, Vichoudis, Paschalis, Wengler, Thorsten
Format: Article
Language:English
Subjects:
Candidates
Embedded systems
Field programmable gate arrays
Large Hadron Collider
Linux
Microprocessors
Muons
Software
System on chip
Upgrading
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The Muon to Central Trigger Processor Interface (MUCTPI) of the ATLAS experiment at the Large Hadron Collider(LHC) at CERN is being upgraded for the next run of the LHC in order to use optical inputs and to provide full-precision information for muon candidates to the topological trigger processor (L1TOPO) of the Level-1 trigger system. The new MUCTPI is implemented as a single ATCA blade with high-end processing FPGAs which eliminate doublecounting of muon candidates in overlapping regions, send muon candidates to L1TOPO, and muon multiplicities tothe Central Trigger Processor (CTP), as well as readout data to the data acquisition system of the experiment. A Xilinx Zynq System-on-Chip (SoC) with a programmable logic part and a processor part is used for the communication to the processing FPGAs and the run control system. The processor part, based on ARM processor cores, is running embedded Linux prepared using the framework of the Linux Foundation's Yocto project. The ATLAS run control software was ported to the processor part and a run control application was developed which receives, at configuration, all data necessary for the overlap handling and candidate counting of the processing FPGAs. During running, the application provides ample monitoring of the physics data and of the operation of the hardware. *
ISSN:2100-014X
2101-6275
2100-014X
DOI:10.1051/epjconf/201921401034