A CMOS Micro-power, Class-AB “Flipped” Voltage Follower using the quasi floating-gate technique

This paper presents the design and characterization of a new analog voltage follower for low-voltage applications. The main idea is based on the “Flipped” Voltage Follower and the use of the quasi-floating gate technique for achieving class AB operation. A test cell was simulated and fabricated usin...

Full description

Saved in:
Bibliographic Details
Published in:Ingeniería e investigación 2017-05, Vol.37 (2), p.82-88
Main Authors: Ocampo Hidalgo, Juan Jesus, Gurrola Navarro, Marco, Sandoval Perez, Sergio, Vázquez Álvarez, Iván, Molinar Solís, Jesús Ezequiel, Garcia Lozano, Rodolfo
Format: Article
Language:English
Subjects:
bajo voltaje
CMOS
CMOS analog integrated circuit design
compuerta flotante
Design
Diseño de circuitos integrados CMOS analógicos
Electric potential
Electric power
Electrical Engineering
Electronics
ENGINEERING, MULTIDISCIPLINARY
floating gate circuits
Harmonic distortion
low voltage
micro
micro-power
Microelectronics
potencia
power
Power consumption
quasi
quasi-floating gate circuits
Technology
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents the design and characterization of a new analog voltage follower for low-voltage applications. The main idea is based on the “Flipped” Voltage Follower and the use of the quasi-floating gate technique for achieving class AB operation. A test cell was simulated and fabricated using a 0,5 μm CMOS technology. When the proposed circuit is supplied with VDD = 1,5 V, it presents a power consumption of only 413 μW. Measurement and experimental results show a gain bandwidth product of 10 MHz and a total harmonic distortion of 1,12 % at 1 MHz.
ISSN:0120-5609
2248-8723
2248-8723
DOI:10.15446/ing.investig.v37n2.62625