Encapsulation of NEM Memory Switches for Monolithic-Three-Dimensional (M3D) CMOS⁻NEM Hybrid Circuits

Considering the isotropic release process of nanoelectromechanical systems (NEMSs), defining the active region of NEM memory switches is one of the most challenging process technologies for the implementation of monolithic-three-dimensional (M3D) CMOS⁻NEM hybrid circuits. In this paper, we propose a...

Full description

Saved in:
Bibliographic Details
Published in:Micromachines (Basel) 2018-06, Vol.9 (7), p.317
Main Authors: Jo, Hyun Chan, Choi, Woo Young
Format: Article
Language:English
Subjects:
CMOS–NEMS
encapsulation
M3D
NEM memory switch
NEMS
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Considering the isotropic release process of nanoelectromechanical systems (NEMSs), defining the active region of NEM memory switches is one of the most challenging process technologies for the implementation of monolithic-three-dimensional (M3D) CMOS⁻NEM hybrid circuits. In this paper, we propose a novel encapsulation method of NEM memory switches. It uses alumina (Al₂O₃) passivation layers which are fully compatible with the CMOS baseline process. The Al₂O₃ bottom passivation layer can protect intermetal dielectric (IMD) and metal interconnection layers from the vapor hydrogen fluoride (HF) etching process. Thus, the controllable formation of the cavity for the mechanical movement of NEM devices can be achieved without causing any damage to CMOS baseline circuits as well as metal interconnection lines. As a result, NEM memory switches can be located in any place and metal layer of an M3D CMOS⁻NEM hybrid chip, which makes circuit design easier and more volume efficient. The feasibility of our proposed method is verified based on experimental results.
ISSN:2072-666X
2072-666X
DOI:10.3390/mi9070317