A New Stochastic Inner Product Core Design for Digital FIR Filters

Stochastic computing (SC) is a computational technique with computational operations governed by probability instead of arithmetic rules. It recently found promising applications in digital and image processing areas and attracted attentions of researchers. In this paper, a new stochastic inner prod...

Full description

Saved in:
Bibliographic Details
Published in:MATEC web of conferences 2017-01, Vol.125, p.5006
Main Authors: Wong, Ming Ming, Wong, M. L. Dennis, Zhang, Cishen, Hijazin, Ismat
Format: Article
Language:English
Subjects:
Circuits
Computation
Cyclones
Digital filters
Digital imaging
Fault tolerance
FIR filters
Image processing
Impulse response
Multiplexers
Weight reduction
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Stochastic computing (SC) is a computational technique with computational operations governed by probability instead of arithmetic rules. It recently found promising applications in digital and image processing areas and attracted attentions of researchers. In this paper, a new stochastic inner product (multiply and accumulate) core with an improved scaling scheme is presented for improving the accuracy and fault tolerance performance of SC based finite impulse response (FIR) digital filters. The proposed inner product core is designed using tree structured multiplexers which is capable of reducing the critical path and fault propagation in the stochastic circuitry. The designed inner product core can lead to construction of SC based light weight and multiplierless FIR digital filters. As a result, an SC based FIR digital FIR filter is implemented on Altera Cyclone V FPGA which operates on stochastic sequences of 256-bits length (8-bits precision level). Experimental results show that the developed filter has lower hardware cost, better accuracy and higher fault tolerance level compared with other stochastic implementations.
ISSN:2261-236X
2274-7214
2261-236X
DOI:10.1051/matecconf/201712505006