Bottom Contact 100 nm Channel‐Length α‐In2Se3 In‐Plane Ferroelectric Memory

• Published in: Advanced science 2023-10, Vol.10 (29), p.n/a
• Main Authors: Miao, Shurong, Nitta, Ryosuke, Izawa, Seiichiro, Majima, Yutaka
• Format: Article
• Language: English
• Subjects: bottom contact; Electric fields; Electrodes; Ferroelectrics; in‐plane ferroelectric memory; Microscopy; nanogap electrodes; nano‐channel memory; Transistors; α‐In2Se3
• ISSN: 2198-3844; 2198-3844
• DOI: 10.1002/advs.202303032

Owing to the emerging trend of non‐volatile memory and data‐centric computing, the demand for more functional materials and efficient device architecture at the nanoscale is becoming stringent. To date, 2D ferroelectrics are cultivated as channel materials in field‐effect transistors for their retentive and switchable dipoles and flexibility to be compacted into diverse structures and integration for intensive production. This study demonstrates the in‐plane (IP) ferroelectric memory effect of a 100 nm channel‐length 2D ferroelectric semiconductor α‐In2Se3 stamped onto nanogap electrodes on Si/SiO2 under a lateral electric field. As α‐In2Se3 forms the bottom contact of the nanogap electrodes, a large memory window of 13 V at drain voltage between ±6.5 V and the on/off ratio reaching 103 can be explained by controlled IP polarization. Furthermore, the memory effect is modulated by the bottom gate voltage of the Si substrate due to the intercorrelation between IP and out‐of‐plane (OOP) polarization. The non‐volatile memory characteristics including stable retention lasting 17 h, and endurance over 1200 cycles suggest a wide range of memory applications utilizing the lateral bottom contact structure. In‐plane (IP) ferroelectric memory effect of a 100 nm channel‐length 2D ferroelectric semiconductor α‐In2Se3 stamped onto nanogap electrodes on Si/SiO2 is demonstrated. The non‐volatile memory characteristics with IP polarization including the on/off ratio reaching 103, stable retention lasting 17 h, and endurance over 1200 cycles suggest a wide range of memory applications utilizing the lateral bottom contact structure.