Self-Limited Low-Temperature Trimming and Fully Silicided S/D for Vertically Stacked Cantilever Gate-All-Around Poly-Si Junctionless Nanosheet Transistors

A self-limited low-temperature trimming process is demonstrated without surface morphology degradation. It shows great potential to control the trimming process with a large process window (400-900 s). Subthreshold characteristics are improved and I off is drastically reduced (~two orders of magnitu...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of the Electron Devices Society 2019, Vol.7, p.959-963
Main Authors: Chung, Chris Chun-Chih, Ko, Chun-Ming, Chao, Tien-Sheng
Format: Article
Language:English
Subjects:
Chemicals
Degradation
fully silicided-S/D
Ions
junctionless
Logic gates
Low temperature
low-temperature trimming
monolithic 3D-ICs
Morphology
nanosheet
Nanosheets
poly-Si
Self-Limit
Silicidation
Silicides
Silicon
Surface morphology
Surface treatment
Transistors
Trimming
vertically stacked
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c402t-93f894ee751cd34e681accbd5a9bb02c6569d1f8de7f6f26f98d20b22923becd3
cites cdi_FETCH-LOGICAL-c402t-93f894ee751cd34e681accbd5a9bb02c6569d1f8de7f6f26f98d20b22923becd3
container_end_page 963
container_issue
container_start_page 959
container_title IEEE journal of the Electron Devices Society
container_volume 7
creator Chung, Chris Chun-Chih
Ko, Chun-Ming
Chao, Tien-Sheng
description A self-limited low-temperature trimming process is demonstrated without surface morphology degradation. It shows great potential to control the trimming process with a large process window (400-900 s). Subthreshold characteristics are improved and I off is drastically reduced (~two orders of magnitude) with increasing trimming cycles. Full silicidation on the source/drain (FUSI-S/D) is performed to improve I on . Surprisingly, after silicidation, both I on and μ FE shows degradation despite that the series resistance is improved. An ultrathin body junctionless (UTB-JL) device is fabricated to investigate the degradation cause by direct CV measurement on the device, which can give us an insight into the details of the change with the silicidation.
doi_str_mv 10.1109/JEDS.2019.2940606
format article
fullrecord <record><control><sourceid>proquest_doaj_</sourceid><recordid>TN_cdi_doaj_primary_oai_doaj_org_article_e69c821e08c24f968fabc0c00770f385</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8843925</ieee_id><doaj_id>oai_doaj_org_article_e69c821e08c24f968fabc0c00770f385</doaj_id><sourcerecordid>2299238837</sourcerecordid><originalsourceid>FETCH-LOGICAL-c402t-93f894ee751cd34e681accbd5a9bb02c6569d1f8de7f6f26f98d20b22923becd3</originalsourceid><addsrcrecordid>eNpNUc1uGyEQXlWt1CjJA1S9IPW8DrC7LBwt56eJrLbSur0iFoYUFy8usK38Kn3a4DiKOhdGM98Po6-qPhC8IASLq4eb62FBMRELKlrMMHtTnVHCeM36pn37X_--ukxpi0txwgRjZ9W_Abyt127nMhi0Dn_rDez2EFWeI6BNdLudmx6Rmgy6nb0_oMF5p50p4OHqGtkQ0Q-I2Wn1vMxK_yqrlZqy8_AHIrpTGeql9_UyhrmofAv-UA8OPcyTzi5MHlJCX9QU0k-AXBzVlFzKIaaL6p1VPsHly3tefb-92aw-1-uvd_er5brWLaa5Fo3logXoO6JN0wLjRGk9mk6JccRUs44JQyw30FtmKbOCG4pHSgVtRiiU8-r-pGuC2sp9OVnFgwzKyedBiI9SHS_0IIEJzSkBzDVtrWDcqlFjjXHfY9vwrmh9OmntY_g9Q8pyG-Y4le_LYlgcOW_6giInlI4hpQj21ZVgeUxUHhOVx0TlS6KF8_HEcQDwiue8bQTtmifJ9J56</addsrcrecordid><sourcetype>Open Website</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2299238837</pqid></control><display><type>article</type><title>Self-Limited Low-Temperature Trimming and Fully Silicided S/D for Vertically Stacked Cantilever Gate-All-Around Poly-Si Junctionless Nanosheet Transistors</title><source>IEEE Open Access Journals</source><creator>Chung, Chris Chun-Chih ; Ko, Chun-Ming ; Chao, Tien-Sheng</creator><creatorcontrib>Chung, Chris Chun-Chih ; Ko, Chun-Ming ; Chao, Tien-Sheng</creatorcontrib><description>A self-limited low-temperature trimming process is demonstrated without surface morphology degradation. It shows great potential to control the trimming process with a large process window (400-900 s). Subthreshold characteristics are improved and I off is drastically reduced (~two orders of magnitude) with increasing trimming cycles. Full silicidation on the source/drain (FUSI-S/D) is performed to improve I on . Surprisingly, after silicidation, both I on and μ FE shows degradation despite that the series resistance is improved. An ultrathin body junctionless (UTB-JL) device is fabricated to investigate the degradation cause by direct CV measurement on the device, which can give us an insight into the details of the change with the silicidation.</description><identifier>ISSN: 2168-6734</identifier><identifier>EISSN: 2168-6734</identifier><identifier>DOI: 10.1109/JEDS.2019.2940606</identifier><identifier>CODEN: IJEDAC</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Chemicals ; Degradation ; fully silicided-S/D ; Ions ; junctionless ; Logic gates ; Low temperature ; low-temperature trimming ; monolithic 3D-ICs ; Morphology ; nanosheet ; Nanosheets ; poly-Si ; Self-Limit ; Silicidation ; Silicides ; Silicon ; Surface morphology ; Surface treatment ; Transistors ; Trimming ; vertically stacked</subject><ispartof>IEEE journal of the Electron Devices Society, 2019, Vol.7, p.959-963</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c402t-93f894ee751cd34e681accbd5a9bb02c6569d1f8de7f6f26f98d20b22923becd3</citedby><cites>FETCH-LOGICAL-c402t-93f894ee751cd34e681accbd5a9bb02c6569d1f8de7f6f26f98d20b22923becd3</cites><orcidid>0000-0003-3395-4022 ; 0000-0001-9618-207X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8843925$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,780,784,4024,27633,27923,27924,27925,54933</link.rule.ids></links><search><creatorcontrib>Chung, Chris Chun-Chih</creatorcontrib><creatorcontrib>Ko, Chun-Ming</creatorcontrib><creatorcontrib>Chao, Tien-Sheng</creatorcontrib><title>Self-Limited Low-Temperature Trimming and Fully Silicided S/D for Vertically Stacked Cantilever Gate-All-Around Poly-Si Junctionless Nanosheet Transistors</title><title>IEEE journal of the Electron Devices Society</title><addtitle>JEDS</addtitle><description>A self-limited low-temperature trimming process is demonstrated without surface morphology degradation. It shows great potential to control the trimming process with a large process window (400-900 s). Subthreshold characteristics are improved and I off is drastically reduced (~two orders of magnitude) with increasing trimming cycles. Full silicidation on the source/drain (FUSI-S/D) is performed to improve I on . Surprisingly, after silicidation, both I on and μ FE shows degradation despite that the series resistance is improved. An ultrathin body junctionless (UTB-JL) device is fabricated to investigate the degradation cause by direct CV measurement on the device, which can give us an insight into the details of the change with the silicidation.</description><subject>Chemicals</subject><subject>Degradation</subject><subject>fully silicided-S/D</subject><subject>Ions</subject><subject>junctionless</subject><subject>Logic gates</subject><subject>Low temperature</subject><subject>low-temperature trimming</subject><subject>monolithic 3D-ICs</subject><subject>Morphology</subject><subject>nanosheet</subject><subject>Nanosheets</subject><subject>poly-Si</subject><subject>Self-Limit</subject><subject>Silicidation</subject><subject>Silicides</subject><subject>Silicon</subject><subject>Surface morphology</subject><subject>Surface treatment</subject><subject>Transistors</subject><subject>Trimming</subject><subject>vertically stacked</subject><issn>2168-6734</issn><issn>2168-6734</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>DOA</sourceid><recordid>eNpNUc1uGyEQXlWt1CjJA1S9IPW8DrC7LBwt56eJrLbSur0iFoYUFy8usK38Kn3a4DiKOhdGM98Po6-qPhC8IASLq4eb62FBMRELKlrMMHtTnVHCeM36pn37X_--ukxpi0txwgRjZ9W_Abyt127nMhi0Dn_rDez2EFWeI6BNdLudmx6Rmgy6nb0_oMF5p50p4OHqGtkQ0Q-I2Wn1vMxK_yqrlZqy8_AHIrpTGeql9_UyhrmofAv-UA8OPcyTzi5MHlJCX9QU0k-AXBzVlFzKIaaL6p1VPsHly3tefb-92aw-1-uvd_er5brWLaa5Fo3logXoO6JN0wLjRGk9mk6JccRUs44JQyw30FtmKbOCG4pHSgVtRiiU8-r-pGuC2sp9OVnFgwzKyedBiI9SHS_0IIEJzSkBzDVtrWDcqlFjjXHfY9vwrmh9OmntY_g9Q8pyG-Y4le_LYlgcOW_6giInlI4hpQj21ZVgeUxUHhOVx0TlS6KF8_HEcQDwiue8bQTtmifJ9J56</recordid><startdate>2019</startdate><enddate>2019</enddate><creator>Chung, Chris Chun-Chih</creator><creator>Ko, Chun-Ming</creator><creator>Chao, Tien-Sheng</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>DOA</scope><orcidid>https://orcid.org/0000-0003-3395-4022</orcidid><orcidid>https://orcid.org/0000-0001-9618-207X</orcidid></search><sort><creationdate>2019</creationdate><title>Self-Limited Low-Temperature Trimming and Fully Silicided S/D for Vertically Stacked Cantilever Gate-All-Around Poly-Si Junctionless Nanosheet Transistors</title><author>Chung, Chris Chun-Chih ; Ko, Chun-Ming ; Chao, Tien-Sheng</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c402t-93f894ee751cd34e681accbd5a9bb02c6569d1f8de7f6f26f98d20b22923becd3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Chemicals</topic><topic>Degradation</topic><topic>fully silicided-S/D</topic><topic>Ions</topic><topic>junctionless</topic><topic>Logic gates</topic><topic>Low temperature</topic><topic>low-temperature trimming</topic><topic>monolithic 3D-ICs</topic><topic>Morphology</topic><topic>nanosheet</topic><topic>Nanosheets</topic><topic>poly-Si</topic><topic>Self-Limit</topic><topic>Silicidation</topic><topic>Silicides</topic><topic>Silicon</topic><topic>Surface morphology</topic><topic>Surface treatment</topic><topic>Transistors</topic><topic>Trimming</topic><topic>vertically stacked</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chung, Chris Chun-Chih</creatorcontrib><creatorcontrib>Ko, Chun-Ming</creatorcontrib><creatorcontrib>Chao, Tien-Sheng</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEL</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>DOAJ Directory of Open Access Journals</collection><jtitle>IEEE journal of the Electron Devices Society</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Chung, Chris Chun-Chih</au><au>Ko, Chun-Ming</au><au>Chao, Tien-Sheng</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Self-Limited Low-Temperature Trimming and Fully Silicided S/D for Vertically Stacked Cantilever Gate-All-Around Poly-Si Junctionless Nanosheet Transistors</atitle><jtitle>IEEE journal of the Electron Devices Society</jtitle><stitle>JEDS</stitle><date>2019</date><risdate>2019</risdate><volume>7</volume><spage>959</spage><epage>963</epage><pages>959-963</pages><issn>2168-6734</issn><eissn>2168-6734</eissn><coden>IJEDAC</coden><abstract>A self-limited low-temperature trimming process is demonstrated without surface morphology degradation. It shows great potential to control the trimming process with a large process window (400-900 s). Subthreshold characteristics are improved and I off is drastically reduced (~two orders of magnitude) with increasing trimming cycles. Full silicidation on the source/drain (FUSI-S/D) is performed to improve I on . Surprisingly, after silicidation, both I on and μ FE shows degradation despite that the series resistance is improved. An ultrathin body junctionless (UTB-JL) device is fabricated to investigate the degradation cause by direct CV measurement on the device, which can give us an insight into the details of the change with the silicidation.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/JEDS.2019.2940606</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0003-3395-4022</orcidid><orcidid>https://orcid.org/0000-0001-9618-207X</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 2168-6734
ispartof IEEE journal of the Electron Devices Society, 2019, Vol.7, p.959-963
issn 2168-6734
2168-6734
language eng
recordid cdi_doaj_primary_oai_doaj_org_article_e69c821e08c24f968fabc0c00770f385
source IEEE Open Access Journals
subjects Chemicals
Degradation
fully silicided-S/D
Ions
junctionless
Logic gates
Low temperature
low-temperature trimming
monolithic 3D-ICs
Morphology
nanosheet
Nanosheets
poly-Si
Self-Limit
Silicidation
Silicides
Silicon
Surface morphology
Surface treatment
Transistors
Trimming
vertically stacked
title Self-Limited Low-Temperature Trimming and Fully Silicided S/D for Vertically Stacked Cantilever Gate-All-Around Poly-Si Junctionless Nanosheet Transistors
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T13%3A47%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_doaj_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Self-Limited%20Low-Temperature%20Trimming%20and%20Fully%20Silicided%20S/D%20for%20Vertically%20Stacked%20Cantilever%20Gate-All-Around%20Poly-Si%20Junctionless%20Nanosheet%20Transistors&rft.jtitle=IEEE%20journal%20of%20the%20Electron%20Devices%20Society&rft.au=Chung,%20Chris%20Chun-Chih&rft.date=2019&rft.volume=7&rft.spage=959&rft.epage=963&rft.pages=959-963&rft.issn=2168-6734&rft.eissn=2168-6734&rft.coden=IJEDAC&rft_id=info:doi/10.1109/JEDS.2019.2940606&rft_dat=%3Cproquest_doaj_%3E2299238837%3C/proquest_doaj_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c402t-93f894ee751cd34e681accbd5a9bb02c6569d1f8de7f6f26f98d20b22923becd3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=2299238837&rft_id=info:pmid/&rft_ieee_id=8843925&rfr_iscdi=true