Programmable PSK Correlators Utilizing Nonlinear SAW Delay Lines

This report describes an experimental and theoretical study of nonlinear tapped delay lines for use in electronically programmable, long code Phase Shift Key (PsK) signal correlation and encoding. The programmable delay line device studied here, which is called the PSK Diode Correlator, is a hybrid,...

Full description

Saved in:
Bibliographic Details
Main Authors: Grudkowski,Thomas W, Reeder,Thomas M
Format: Report
Language:English
Subjects:
ACOUSTIC DELAY LINES
ACOUSTIC WAVES
Acoustics
COMPUTER PROGRAMMING
CORRELATORS
HYBRID CIRCUITS
INTEGRATED CIRCUITS
Line, Surface and Bulk Acoustic Wave Devices
Long code cascade correlators
MIXERS(ELECTRONICS)
NONLINEAR SYSTEMS
PHASE SHIFT KEYERS
SIGNAL PROCESSING
Surface acoustic waves
SURFACE WAVES
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This report describes an experimental and theoretical study of nonlinear tapped delay lines for use in electronically programmable, long code Phase Shift Key (PsK) signal correlation and encoding. The programmable delay line device studied here, which is called the PSK Diode Correlator, is a hybrid, Integrated Circuit device which utilizes a Surface Acoustic Wave (SAW) tapped delay line and an attached microelectronic diode and resistor array. PSK signal processing is accomplished at the P diodetaps of the signal processing region of the device by a low power, wide bandwidth, nonlinear mixing process. The design, fabrication and testing of 64 and 128 tap devices are described which utilize lithium niobate delay lines and silicon on sapphire diode and resistor arrays. These devices operate with signal and output frequencies near 70 and 30 MHz respectively and have delay line tap spacing chosen for processing PSK sequences with chip rates equal to, or a multiple of 9.8 MHz. The effect of system errors on the correlation response of a multi-module long code PSK cascade processor is analyzed, and the effect of finite module bandwidth is discussed in a simulated 8 module, 1024 chip cascade correlator.