Preliminary Design Study for VTS Processing/Display Subsystem

Distributed processing concepts are applied to the design of a highly reliable, modular multiple computer system. A preliminary model of processing and data base requirements is presented for a range of potential Vessel Traffic Services (VTS) configurations. A survey of system architectures and the...

Full description

Saved in:
Bibliographic Details
Main Authors: Henson,Carle C, Cleaver,Ronald A, Kaisler,Stephen H
Format: Report
Language:English
Subjects:
COMPARISON
COMPUTER APPLICATIONS
COMPUTER ARCHITECTURE
Computer Hardware
COMPUTER LOGIC
DATA BASES
DATA PROCESSING
DISPLAY SYSTEMS
MAINTAINABILITY
Marine Engineering
MICROCOMPUTERS
MODULES(ELECTRONICS)
RELIABILITY(ELECTRONICS)
REQUIREMENTS
SYSTEMS ENGINEERING
VESSEL TRAFFIC SYSTEMS
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Distributed processing concepts are applied to the design of a highly reliable, modular multiple computer system. A preliminary model of processing and data base requirements is presented for a range of potential Vessel Traffic Services (VTS) configurations. A survey of system architectures and the state-of-the-art in distributed processing is included. Classes of processors, interconnections and logical structures are considered. Display technology is surveyed. Based on the system models and technology surveys, four system architectures are selected which include: large minis and small mini/16bit micros; interconnection by shared bus and by a network of direct serial lines; and alternative logical structures. A preliminary design is presented for each candidate architecture. A set of evaluation criteria and an evaluation methodology is presented. The four candidate architectures are evaluated on the basis of simplicity, feasibility, modularity/flexibility, maintainability, expandability, reliability, cost and performance. Two architectures are recommended for further consideration. Both use relatively large minis interconnected by a shared bus. The lesser rated of the two maintains functional assignments of processors throughout the VTS configurations studied. The highest rated architecture allows functional assignments to be rearranged from one configuration to another, thus reducing the hardware required. (Author)