Loading…
A High-Performance Reconfigurable Fabric for Cognitive Information Processing
Cognitive systems have requirements that are not met by existing commercially available architectures such as multi-core microprocessors or reconfigurable logic. In collaboration with Air Force Research Laboratory (AFRL), this project had the goal of creating a hybrid architecture that combines an e...
Saved in:
| Main Author: | |
|---|---|
| Format: | Report |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | |
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Manohar, Rajit |
| description | Cognitive systems have requirements that are not met by existing commercially available architectures such as multi-core microprocessors or reconfigurable logic. In collaboration with Air Force Research Laboratory (AFRL), this project had the goal of creating a hybrid architecture that combines an existing power efficient AFRL design with an asynchronous high performance reconfigurable fabric. A new reconfigurable fabric was created with a number of unique features, including support for low leakage operation via power gating, additional hardware support for dynamic reconfiguration, and features that enable virtualization of the configuration memory of the fabric. A chip was created in collaboration with AFRL that included an AFRL system design and the new asynchronous fabric and submitted for fabrication through the Trusted Foundry Access Program.
The original document contains color images. |
| format | report |
| fullrecord | <record><control><sourceid>dtic_1RU</sourceid><recordid>TN_cdi_dtic_stinet_ADA534563</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ADA534563</sourcerecordid><originalsourceid>FETCH-dtic_stinet_ADA5345633</originalsourceid><addsrcrecordid>eNrjZPB1VPDITM_QDUgtSssvyk3MS05VCEpNzs9Ly0wvLUpMyklVcEtMKspMVgBKKzjnp-dllmSWpSp45oGVl2Tm5ykEFOUnpxYXZ-al8zCwpiXmFKfyQmluBhk31xBnD92Ukszk-OKSzLzUknhHF0dTYxNTM2NjAtIAjo4zJQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>report</recordtype></control><display><type>report</type><title>A High-Performance Reconfigurable Fabric for Cognitive Information Processing</title><source>DTIC Technical Reports</source><creator>Manohar, Rajit</creator><creatorcontrib>Manohar, Rajit ; CORNELL UNIV ITHACA NY</creatorcontrib><description>Cognitive systems have requirements that are not met by existing commercially available architectures such as multi-core microprocessors or reconfigurable logic. In collaboration with Air Force Research Laboratory (AFRL), this project had the goal of creating a hybrid architecture that combines an existing power efficient AFRL design with an asynchronous high performance reconfigurable fabric. A new reconfigurable fabric was created with a number of unique features, including support for low leakage operation via power gating, additional hardware support for dynamic reconfiguration, and features that enable virtualization of the configuration memory of the fabric. A chip was created in collaboration with AFRL that included an AFRL system design and the new asynchronous fabric and submitted for fabrication through the Trusted Foundry Access Program.
The original document contains color images.</description><language>eng</language><subject>ACCESS ; AIR FORCE FACILITIES ; AIR FORCE RESEARCH ; ARCHITECTURE ; ASYNCHRONOUS SYSTEMS ; COGNITION ; Computer Systems ; CONFIGURATIONS ; FPGA(FIELD PROGRAMABLE GATE ARRAY) ; HIGH PERFORMANCE COMPUTING ; HYBRID SYSTEMS ; INFORMATION PROCESSING ; LABORATORIES ; MEMORY DEVICES ; OPERATION</subject><creationdate>2010</creationdate><rights>Approved for public release; distribution is unlimited.</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>230,780,885,27567,27568</link.rule.ids><linktorsrc>$$Uhttps://apps.dtic.mil/sti/citations/ADA534563$$EView_record_in_DTIC$$FView_record_in_$$GDTIC$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Manohar, Rajit</creatorcontrib><creatorcontrib>CORNELL UNIV ITHACA NY</creatorcontrib><title>A High-Performance Reconfigurable Fabric for Cognitive Information Processing</title><description>Cognitive systems have requirements that are not met by existing commercially available architectures such as multi-core microprocessors or reconfigurable logic. In collaboration with Air Force Research Laboratory (AFRL), this project had the goal of creating a hybrid architecture that combines an existing power efficient AFRL design with an asynchronous high performance reconfigurable fabric. A new reconfigurable fabric was created with a number of unique features, including support for low leakage operation via power gating, additional hardware support for dynamic reconfiguration, and features that enable virtualization of the configuration memory of the fabric. A chip was created in collaboration with AFRL that included an AFRL system design and the new asynchronous fabric and submitted for fabrication through the Trusted Foundry Access Program.
The original document contains color images.</description><subject>ACCESS</subject><subject>AIR FORCE FACILITIES</subject><subject>AIR FORCE RESEARCH</subject><subject>ARCHITECTURE</subject><subject>ASYNCHRONOUS SYSTEMS</subject><subject>COGNITION</subject><subject>Computer Systems</subject><subject>CONFIGURATIONS</subject><subject>FPGA(FIELD PROGRAMABLE GATE ARRAY)</subject><subject>HIGH PERFORMANCE COMPUTING</subject><subject>HYBRID SYSTEMS</subject><subject>INFORMATION PROCESSING</subject><subject>LABORATORIES</subject><subject>MEMORY DEVICES</subject><subject>OPERATION</subject><fulltext>true</fulltext><rsrctype>report</rsrctype><creationdate>2010</creationdate><recordtype>report</recordtype><sourceid>1RU</sourceid><recordid>eNrjZPB1VPDITM_QDUgtSssvyk3MS05VCEpNzs9Ly0wvLUpMyklVcEtMKspMVgBKKzjnp-dllmSWpSp45oGVl2Tm5ykEFOUnpxYXZ-al8zCwpiXmFKfyQmluBhk31xBnD92Ukszk-OKSzLzUknhHF0dTYxNTM2NjAtIAjo4zJQ</recordid><startdate>201012</startdate><enddate>201012</enddate><creator>Manohar, Rajit</creator><scope>1RU</scope><scope>BHM</scope></search><sort><creationdate>201012</creationdate><title>A High-Performance Reconfigurable Fabric for Cognitive Information Processing</title><author>Manohar, Rajit</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-dtic_stinet_ADA5345633</frbrgroupid><rsrctype>reports</rsrctype><prefilter>reports</prefilter><language>eng</language><creationdate>2010</creationdate><topic>ACCESS</topic><topic>AIR FORCE FACILITIES</topic><topic>AIR FORCE RESEARCH</topic><topic>ARCHITECTURE</topic><topic>ASYNCHRONOUS SYSTEMS</topic><topic>COGNITION</topic><topic>Computer Systems</topic><topic>CONFIGURATIONS</topic><topic>FPGA(FIELD PROGRAMABLE GATE ARRAY)</topic><topic>HIGH PERFORMANCE COMPUTING</topic><topic>HYBRID SYSTEMS</topic><topic>INFORMATION PROCESSING</topic><topic>LABORATORIES</topic><topic>MEMORY DEVICES</topic><topic>OPERATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Manohar, Rajit</creatorcontrib><creatorcontrib>CORNELL UNIV ITHACA NY</creatorcontrib><collection>DTIC Technical Reports</collection><collection>DTIC STINET</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Manohar, Rajit</au><aucorp>CORNELL UNIV ITHACA NY</aucorp><format>book</format><genre>unknown</genre><ristype>RPRT</ristype><btitle>A High-Performance Reconfigurable Fabric for Cognitive Information Processing</btitle><date>2010-12</date><risdate>2010</risdate><abstract>Cognitive systems have requirements that are not met by existing commercially available architectures such as multi-core microprocessors or reconfigurable logic. In collaboration with Air Force Research Laboratory (AFRL), this project had the goal of creating a hybrid architecture that combines an existing power efficient AFRL design with an asynchronous high performance reconfigurable fabric. A new reconfigurable fabric was created with a number of unique features, including support for low leakage operation via power gating, additional hardware support for dynamic reconfiguration, and features that enable virtualization of the configuration memory of the fabric. A chip was created in collaboration with AFRL that included an AFRL system design and the new asynchronous fabric and submitted for fabrication through the Trusted Foundry Access Program.
The original document contains color images.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_dtic_stinet_ADA534563 |
| source | DTIC Technical Reports |
| subjects | ACCESS AIR FORCE FACILITIES AIR FORCE RESEARCH ARCHITECTURE ASYNCHRONOUS SYSTEMS COGNITION Computer Systems CONFIGURATIONS FPGA(FIELD PROGRAMABLE GATE ARRAY) HIGH PERFORMANCE COMPUTING HYBRID SYSTEMS INFORMATION PROCESSING LABORATORIES MEMORY DEVICES OPERATION |
| title | A High-Performance Reconfigurable Fabric for Cognitive Information Processing |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T00%3A15%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-dtic_1RU&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=unknown&rft.btitle=A%20High-Performance%20Reconfigurable%20Fabric%20for%20Cognitive%20Information%20Processing&rft.au=Manohar,%20Rajit&rft.aucorp=CORNELL%20UNIV%20ITHACA%20NY&rft.date=2010-12&rft_id=info:doi/&rft_dat=%3Cdtic_1RU%3EADA534563%3C/dtic_1RU%3E%3Cgrp_id%3Ecdi_FETCH-dtic_stinet_ADA5345633%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |